

Advanced Richo evices

Bilogar Bilons

ההההההההההההההההההההההההה ההתה<mark>ההההההההההההההההההה</mark>ה הההההההההההההההההההההה ההתהתהההההההההההההההההה ההתהתה<mark>הההה</mark>תהתהתהתהההההה הההההההההההההההההההההה ההתתהתההההההההההההההההה תהתהתהתהההתהההההההההההה תהההתהתההההההההההההההה הההההההההההההההההההההההה REPRESENTATION OF THE PROPERTY ההההההההההההההההההההההה<u>ה</u> **ההתהתהתהתהתההההההההההה** תהתהתהתהתהתההההההההההההה 



# **Bipolar Memory Generic PROM Series**

Copyright © 1980 by Advanced Micro Devices Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 453, Sunnyvale, California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

AM-PUB094

### INTRODUCTION

### **GENERIC SERIES CHARACTERISTICS**

The devices included in this book are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MiL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

### **TABLE OF CONTENTS**

	F	⊃age
BIPOLAR PRO	M CROSS REFERENCE GUIDE	1
<b>BIPOLAR PRO</b> !	M SELECTION GUIDE	2
	EPORT BIPOLAR GENERIC PROM SERIES	
Am27LS18	256-Bit (32 x 8) PROM Open Collector (Low Power)	
Am27LS19	256-Bit (32 x 8) PROM 3-State (Low Power)	
Am27S18	256-Bit (32 x 8) PROM Open Collector	
Am27S19	256-Bit (32 x 8) PROM 3-State	
Am27S20	1024-Bit (256 x 4) PROM Open Collector	
Am27S21	1024-Bit (256 x 4) PROM 3-State	24
Am27S12	2048-Bit (512 x 4) PROM Open Collector	
Am27S13	2048-Bit (512 x 4) PROM 3-State	
Am27S15	4096-Bit (512 x 8) PROM 3-State with Output Latches	36
Am27S25	4096-Bit (512 x 8) PROM 3-State with Output Registers (Slim line)	
Am27S26	4096-Bit (512 x 8) PROM Open Collector with Output Registers	51
Am27S27	4096-Bit (512 x 8) PROM 3-State with Output Registers	51
Am27S28	4096-Bit (512 x 8) PROM Open Collector 20 Pin	60
Am27S29	4096-Bit (512 x 8) PROM 3-State 20 pin	60
Am27S30	4096-Bit (512 x 8) PROM Open Collector 24 Pin	
Am27S31	4096-Bit (512 x 8) PROM 3-State 24 pin	65
Am27S32	4096-Bit (1024 x 4) PROM Open Collector	71
Am27S33	4096-Bit (1024 x 4) PROM 3-State	71
Am27S180	8192-Bit (1024 x 8) PROM Open Collector	77
Am27S181	8192-Bit (1024 x 8) PROM 3-State	77
Am27S184	8192-Bit (2048 x 4) PROM Open Collector	83
Am27S185	8192-Bit (2048 x 4) PROM 3-State	83
DDOM DDOGD	AMMING EQUIPMENT INFORMATION	
PACKAGE OUT	TUNES	89
UDDEDING ING	ORMATION	90
DECUMENT ASS	SURANCE DOCUMENT 15-010 REV. E	93
SALES DEFICE	AND REPRESENTATIVES	95
OUFER OFFICE	. AND HEFHEGERIALIVES	101

# **Bipolar PROM Cross Reference Guide**

ž	0	2	5		Qu'				× 2	,	.90	
AMD DAY	83. 83.	O Search Search	Outo	985	Fall So Phys	A SUPPLIES	1914	Interall	Monolline Monolline	Nettonal	SUMMERS	~
Am27LS18 (Low Power)	256	32 x 8	ос	16					53/63LS080		N/S82S23	
Am27LS19 (Low Power)	256	32 x 8	ສ	16					53/63LS081		N/S82S123	
Am27S18	256	32 x 8	၀င	16		HM7602		IM5600	53/6330-1	DM75/8577 DM54/74S188	N/S82S23	SN54/74188A SN54/74S188
Am27S19	256	32 x 8	38	16		HM7603		lM5610	53/6331-1	DM75/8578 DM54/74S288	N/S82S123	SN54/74S288
Am27S20	1024	256 x 4	ос	16	93417	HM7610	3601	IM5603A IM56S03	53/6300-1	DM54/74S387	N/S82S126	SN54/74S387
Am27S21	1024	256 x 4	38	16	93427	HM7611	3621	IM5623 IM56S23	53/6301-1	DM54/74S287	N/S82S129	SN54/74S287
Am27S12	2048	512 x 4	ос	16	93436	HM7620	3602	IM5604 IM56S04	53/6305-1	DM54/74S570	N/S82S130	
Am27S13	2048	512 x 4	38	16	93446	HM7621	3622	IM5624 IM56S24	53/6306-1	DM54/74S571	N/S82S131	
Am27S15	4096	512 x 8	38	24		HM7647R					N/S82S115	
Am27S25	4096	512 x 8	38	24								
Am27S26	4096	512 x 8	ос	22								
Am27S27	4096	512 x 8	38	22								
Am27S28	4096	512 x 8	ос	20		HM7648			53/6348	DM54/74S473	N/S82S146	SN54/74S473
Am27S29	4096	512 x 8	38	20		HM7649			53/6349	DM54/74S472	N/S82S147	SN54/74S472
Am27S30	4096	512 x 8	ос	24	93438	HM7640	3604	IM5605	53/6340	DM77/87S475	N/S82S140	SN54/74S475
Am27S31	4096	512 x 8	3S	24	93448	HM7641	3624	IM5625	53/6341	DM77/87S474	N/S82S141	SN54/74S474
Am27S32	4096	1024 x 4	ос	18	93452	HM7642	3605	IM5606	53/6352	DM54/74S572	N/S82S136	SN54/74S477
Am27S33	4096	1024 x 4	38	18	93453	HM7643	3625	IM5626	53/6353	DM54/74S573	N/S82S137	S <sup>2</sup> S476
Am27S180	8192	1024 x 8	ос	24	93450	HM7680	3608		53/6380	DM77/87S180	N/S82S180	S 4S479
Am27S181	8192	1024 x 8	35	24	93451	HM7681	3628		53/6381	DM77/87S181	N/S82S181	SN54/74S478
Am27S184*	8192	2048 x 4	ос	18		HM7684			53/63100	DM77/87S184	N/S82S184	
Am27S185*	8192	2048 x 4	3S	18		HM7685			53/63101	DM77/87S185	N/S82S185	

<sup>\*</sup>Available 1st Qtr. 1980

# **Bipolar PROM Selection Guide**

		_		Package		s Time (ns)	Max	Other
Device	Size	Organization	Output	Pins	COM'L	MIL	I <sub>CC</sub> (mA)	Features
Am27LS18 (Note 2)	256	32 x 8	ос	16	50	65	80	Low Power
Am27LS19 (Note 2)	256	32 x 8	38	16	50	65	80	Low Powe
Am27S18	256	32 x 8	ос	16	40	50	115	
Am27S19	256	32 x 8	38	16	40	50	115	
Am27S20	1024	256 x 4	ОС	16	45	60	130	
Am27S21	1024	256 x 4	38	16	45	60	130	
Am27S12	2048	512 x 4	ОС	16	50	60	130	
Am27S13	2048	512 x 4	38	16	50	60	130	
Am27S15	4096	512 x 8	38	24	60	90	175/185 (Note 3)	Output Latches
Am27S25	4096	512 x 8	38	24	N.A. (Note 4)	N.A. (Note 4)	185	Output Registers Slimline Package
Am27S26	4096	512 x 8	ос	22	N.A. (Note 4)	N.A. (Note 4)	185	Output Registers
Am27S27	4096	512 x 8	38	22	N.A. (Note 4)	N.A. (Note 4)	185	Output Registers
Am27S28	4096	512 x 8	ОС	20	55	70	160	
Am27S29	4096	512 x 8	38	20	55	70	160	
Am27S30	4096	512 x 8	ОС	24	55	70	175	
Am27S31	4096	512 x 8	38	24	55	70	175	
Am27S32	4096	1024 x 4	ос	18	55	70	140/145 (Note 3)	
Am27S33	4096	1024 x 4	38	18	55	70	140/145 (Note 3)	
Am27S180	8192	1024 x 8	ОС	24	60	80	185	
Am27S181	8192	1024 x 8	38	24	60	80	185	
Am27S184*	8192	2048 x 4	ос	18	60	70	130	
Am27S185*	8192	2048 x 4	38	18			130	1

<sup>\*</sup>Available 1st Qtr. 1980.

Notes: 1. COM'L = 0 to 75°C,  $V_{CC}$  = 5V  $\pm 5\%$  MIL = -55 to +125°C,  $V_{CC}$  = 5V  $\pm 10\%$  2. Replaces Am27LS08/09

<sup>3.</sup> COM'L/MIL

<sup>4.</sup> Normal access time not applicable - this product contains built-in pipeline registers - nominal address to clock set up time typ 40ns. Clock to output typ 15ns.

## **TECHNICAL REPORT**

# RELIABILITY REPORT BIPOLAR GENERIC PROM SERIES

### **ABSTRACT**

This report is a review of the manufacturing process, the circuit design techniques, the testing, the fuse element, and the reliability of Advanced Micro Devices' Generic Bipolar PROM Series. Results indicate that platinum silicide forms a fuse with excellent reliability characteristics.

The purpose of this report is to present a description of Advanced Micro Devices' Bipolar PROM circuits, their manufacturing process and their reliability. Included is a discussion of the wafer fabrication in which an advanced, highly reliable platinum silicide fuse is utilized, a description of the circuits and their testing, an analysis of the fusing characteristics of platinum silicide and supportive reliability data.

The products evaluated in this report are members of a generic family of field programmable-read-only memories (PROMs) from 256 bits through 8192 bits. All of these devices use the manufacturing process described in this report. The circuit de-

sign concepts are similar on each of the PROMs with the result that the products can be programmed using the same hardware. Only the socket adaptor required for the PROM configuration and pin count is different. The same programming algorithm is used for all devices with completely satisfactory results. The PROMs utilize a platinum Schottky diode structure with barrier metal. Dual-layer metallization is also employed to maximize speed and minimize chip size. All Advanced Micro Devices' circuits receive screening per MIL-STD-883, Method 5004 class C. Ongoing reliability monitors confirm the continuing integrity of these products.

Prepared by: Advanced Micro Devices Quality and Reliability Department in Conjunction with Bipolar Memory Engineering.

Advanced Micro Devices cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Advanced Micro Devices' product.

### THE PROCESS TECHNOLOGY

Advanced Micro Devices has chosen a platinum silicide Schottky, washed emitter, dual-layer metal process for its bipolar PROMs. Platinum silicide has been chosen as the material to form the fuse for several reasons. First, it has been demonstrated to be an extremely reliable fuse material. It does not have the growback phenomenon common to nichrome technologies; it is not moisture sensitive in freeze-out tests; it is less fragile than nichrome, and it does not have mass transport problems associated with moderate current densities. Second, the manufacturing process is easily controlled with regard to reliability factors and fusing currents. Third, the fuses are quite easy to form during the manufacturing process without a substantial number of additional processing steps.

Figure 2 is a cross section of a transistor and a fuse. A heavily doped buried layer diffusion is first performed to allow for the fabrication of NPN transistors with low saturation resistances. A thin epitaxial layer is grown followed by isolation and base diffusions. The isolation and base are effectively self-aligned using a composite masking approach. A short series of steps results in the definition of polycrystalline silicon in the shape of the fuse.

A second composite mask now defines all the emitter, contact, Schottky diode and ohmic contact areas.

Following the emitter diffusion and the contact mask, platinum is sputtered over the entire wafer. Since all contacts, Schottkies, and fuses are exposed at this point, an alloying op-

eration allows platinum silicide to form. The residual platinum is etched off the wafer leaving the silicide contacts, Schottkies, and fuses. After this step, the semiconductor elements of the circuit have been completely formed, and all that remains is the interconnect metallization.

To form the interconnects, aluminum is used as the primary conducting element. Aluminum has a very strong affinity for silicon, including that in platinum silicide. To retain the advantages of the very stable platinum silicide Schottky devices, it is necessary to sputter an inactive metal, tungsten, with a small amount of titanium as a bonding agent over the surface of the wafers to serve as a barrier to the diffusion or microalloying of the aluminum. Aluminum is now evaporated over the surface of the wafers and conventional masking and etching cycles are used to define the aluminum interconnections. Figure 3 shows the structure of this metal layer.

To complete the dual-layer metallization structure, silicon dioxide is chemically vapor deposited on the wafer and etched with interlayer metal contact openings (vias). A second layer of aluminum is then placed on top of the dielectric. This layer has a thickness substantially greater than the first one and is especially suited for power busses and output lines.

To complete the circuit, a passivation layer is deposited over the top of the wafers and etched at the appropriate locations to allow for bonding pad contact.




Figure 2. Transistor & Fuse Structures.




Figure 3. 2 Layer Metallization Structure.

# PROGRAMMABLE READ-ONLY MEMORY CIRCUITRY

Advanced Micro Devices' bipolar PROM designs have the general configuration shown in Figure 4. Although the figure is for that of the Am27S20, the circuit techniques are the same for the entire generic family of PROMs.

### Input, Memory & Output Circuitry

Two groups of input buffers and decoders called "X" and "Y" are used to drive word lines and columns respectively. The X-decode addresses ( $A_3$ - $A_7$ ) have Schottky clamp diode protected, PNP inputs for minimum loading. (Figure 5). The X-input buffers ( $A_3$ - $A_7$ ) provide A and  $\overline{A}$  outputs to a Schottky decode matrix which selects one of 64 word drivers. The word line drivers are very fast high current, high voltage, non-saturating buffers providing voltage pull down to the selected word line.

The Y-decode address buffers  $(A_0-A_2)$  are also Schottky diode clamped, PNP inputs driving a Schottky diode matrix. However, this diode matrix selects one of eight columns on each of the four output bits. The selected column line drives the sense amplifier input to a high level in the case of a blown fuse, or current is shunted through an unblown fuse through the selected word driver to ground resulting in a "low" input to the sense amplifier.

The sense amplifier is a proprietary fast level shifter-inverter with temperature and voltage threshold sensitivities compensated for the driving circuitry. Each of the four sense amplifiers in this circuit provides active drive to an output buffer.

Each output buffer also contains a disable input, which is driven from the chip-enable buffer. The chip-enable buffer input is a Schottky diode clamped PNP buffered design with an active pull up and pull down to drive the output buffer. Additionally, the chip-enable gate contains circuitry to provide fuse control as described below.

### **Fusing Circuitry**

Platinum silicide fuses as implemented in Advanced Micro Devices' PROMs have extremely high fuse current to sense current ratios. Sensing normally requires that only a few hundred microamps flow through the fuse, whereas absolute minimum requirements for opening the fuse are approximately 100 times that amount. This provides a significant safety margin for transient protection and long-term reliability.

High-yield fusing of platinum silicide fuses requires that a substantial current be delivered to each fuse. This current is sourced from the output terminals through darlingtons which can drive the column lines when enabled. These darlingtons are driven directly from the output and are selected by the Y-decode column select circuitry. Current during fusing flows from the output through the darlington directly to the fuse




Figure 4. PROM Circuitry Block Diagram.




Figure 5. Input Buffer Schematic.

through the selected array Schottky and finally through the word-driver output transistor to ground. This path is designed for a very large fusing current safety margin.

The control circuitry works as follows: After  $V_{CC}$  is applied, the appropriate address is selected and the  $\overline{CE}$  input is taken to a logic high, the programmer applies 20 volts to the bit output to be programmed. The application of the 20 volts simultaneously deselects the output buffer to prevent destructive current flow, and powers down internal circuitry unneeded during fusing to minimize chip heating.

It also enables the darlington base drive circuitry, makes power available to the darlington from the output and enables the fusing control circuitry. At this point, the PROM is ready for the control line at the chip-select pin to release the selected word driver to allow current flow through the fuse. This technique is particularly advantageous because the control signal does not

supply the large fusing currents. They are supplied through the darlington from the output power supply. Some care must be taken to avoid excessive line inductance on the output line. Reasonable and normal amounts of care will reward the user with high-programming yields.

### **Special Test Circuitry**

All Advanced Micro Devices PROMs include high-threshold voltage gates paralleling several address lines to allow the selection of special test words and the deselection of the columns to allow for more complete testing of the devices. Additionally, special test pads accessible prior to assembly allow for testing of some key attributes of the devices. The function of these special circuits will be described in more detail in the section, "Testing", later in this report.

### THE PLATINUM SILICIDE FUSE

### **Fusing Technique**

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:

- V<sub>CC</sub> power is applied to the chip;
- 2. The appropriate address is selected;
- 3. The chip is deselected;
- 4. The programming voltage is applied to one output;
- The chip enable voltage is raised to enable high-threshold voltage gate. This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
- The output voltage is lowered; the programming voltage is removed.
- 7. The device is enabled and the bit is sensed to verify that the fuse is blown. In the unusual event that the fuse does not verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse opens; and,
- The sequence of 2 through 7 is repeated for each bit which must be fused.

There are several advantages to this technique. First, the two high current power sources,  $V_{\text{CC}}$  and the voltage applied to the output do not have critical timing requirements. The low current chip select pin gates the fusing current into the circuit. Since it is generally desirable to gate the fusing current into the chip at relatively fast rates, the use of the chip select for this purpose avoids the speed trade-off which would exist using the output voltage as the control. The output voltage must not be raised too quickly to avoid breakdown and latchback conditions which might occur with sub-microsecond rise times on the output.


The second major advantage of this technique is that in the event that the fuse does not open during the first attempt to

blow it, a near DC condition may be safely applied to it with no danger of developing a reliability problem such as that which occurs with nichrome fuses. This will be discussed in more detail later. The algorithm can therefore be designed first to minimize the time required to program the PROM, i.e. with a fast first pulse, and second, to maximize the probability that any circuit will program. Most PROMs do, of course, fuse satisfactorily with all short pulses. However, it is impossible for any manufacturer to guarantee absolutely that all fuses in all circuits receive 100 percent of the rated fusing current during programming.


Circuit defects which may be resistant to pre-programming testing prevent such a guarantee. It is, therefore, quite important to have a fuse material insensitive to marginal conditions. Even the application of single, short pulses does not guarantee that no fuse received marginal amounts of current during fusing. The silicide fuse provides this safety margin and allows the programmer to maximize the possibility of fusing by applying near DC condition to the fuses.

### **Fuse Characteristics**

When a fast (less than 500ns rise time) current pulse is applied to a fuse, the fuse voltage rises abruptly to a value approaching the level anticipated from calculations of the room temperature resistance. However, it quickly falls to a value of approximately two volts. This value is nearly independent of the applied current. During this period of time, typically, the fuse is molten. Very abruptly, the fuse current drops to zero indicating the separation of the platinum silicide into two distinct sections. Scanning Electron Microscope photographs of the resulting fuses (see Figure 6) indicate that the typical case is a sharp, clean separation in excess of a micron. This separation occurs in the center of the fuse because the bow-tie structure (see Figure 7) concentrates the energy density in the center away from the aluminum lines. The energy density in the center of the fuse is capable of creating temperatures substantially greater than required to melt the silicide. The very abrupt, high



Unprogrammed Fuse



**Programmed Fuse** 

Figure 6.

power applied to the fuse melts the fuse center and results in a wicking of material on either side due to surface tension.

# Reliability of Fuses Programmed Under Non-optimal Conditions

The marginally opened fuse has been studied in some detail even though it rarely occurs in practice. Under conditions where the fuse is purposely blown at much slower rates, it is possible for the fuse to assume a high impedance state which is sensed as an open fuse by the circuit. This occurs because the fuse cools before separation is achieved. Electrical and SEM studies of fuses blown with these characteristics indicate that a small conductive path of silicon remains of sufficiently high resistance to prevent appropriate power transfer required for complete opening on subsequent applications of power. Under these slow-blow conditions, the thermal conductivity of the silicon nitride pedestal on which the fuse rests, the silicon dioxode beneath that, and the silicon chip become factors because sufficient time exists for the heat flow to carry a significant amount of energy away from the fuse. This is extremely unusual in practice since it requires a rather narrow set of conditions. However, a number of PROMs have been specially programmed under these unusual conditions which can cause this type of fuse to occur. These devices have been life tested for over two thousand hours. No failures occurred in any of these circuits. It is clear from this study that partially opened platinum silicide fuses are stable. Although it is very rare to see such a fuse in a circuit which has been programmed under normal conditions, Advanced Micro Devices believes that such fuses do not represent a reliability hazard based on this study and the results of the other studies run on the programmableread-only memories. It should be noted that most manufacturers carefully specify the conditions under which their devices must be programmed in order to avoid reliability problems. Reliability data available on these devices must be assumed to have been generated using optimally programmed devices. Advanced Micro Devices believes that the study described here and four billion fuse hours of data from many production lots of PROMs demonstrate the capability of the platinum slicide fuse under a wide variety of conditions.




Figure 7. Bowtie Fuse Design.

### FINAL TESTING OF ADVANCED **MICRO DEVICES' MEMORIES**

### **Wafer Level Tests**

In addition to all the standard DC tests, Advanced Micro Devices performs a series of special tests to conform to the screening criteria of MIL-STD-883, Method 5004 3.3; also, AMD performs special tests to increase the confidence level of unique address selection and to demonstrate fusing capability on all columns and word drivers. To accomplish this, diodes are connected from the column lines and the word lines to special test pads which are accessible only during wafer probing. (See Figure 4). Using these diodes. Advanced Micro Devices confirms that each word driver is capable of sinking sufficient current to blow fuses, has appropriate saturation characteristics for AC performance, and has sufficient voltage breakdown to withstand fusing voltages. In addition, using special software, a sequence of tests dramatically increases the confidence of unique address selection on the address decoding. All darlingtons are checked to confirm that sufficient current drive is available to blow fuses from any column. Schottky diode array leakage is also checked to affirm that it is sufficiently low so as not to overload the pull down circuitry during the high-voltage application of fusing. Finally, high voltages are applied to the inputs and outputs to remove potentially weak devices before the PROM's are assembled.

### **Test Fusing**

Each PROM has two additional word drivers connected to special test fuses. These test words are valuable in demonstrating beyond reasonable doubt that the device is capable of opening fuses in all columns. They also increase the confidence level in unique addressing. Furthermore, the test words serve as correlatable measures of the access times that the user can expect from his devices after he has placed his own program in the memory. These test words are not visible to the user unless he applies special voltages to certain address pins. Figure 8 is a diagram of this input circuit. One hundred percent of the PROM devices shipped from Advanced Micro Devices have had AC testing for access and enable times at high-and lowpower supply voltages to affirm their AC characteristics.

The result of this extensive testing at both the wafer and finished device level is a product with very high-programming yields and virtually guaranteed AC performance after the user places his program in the parts. Additionally, the high voltage tests provide an additional level of confidence that the oxide and junction integrity is excellent in each circuit and that the devices will be relatively insensitive to small transients common to programming equipment.




Figure 8. Special Input Circuit Used for Array Deselection and Test Word Check.

### THE MANUFACTURING PROCESS

All products bearing the Advanced Micro Devices' logo will have screening meeting the requirements of the MIL-STD-883 Method 5004, for Class C microcircuits. A summary of the standard processing is shown below. The presence of the Advanced Micro Devices' logo on the package is confirmation that the screening has been completed. The only exceptions to this procedure are special products revised by contract for a customer's lesser requirements and distinctly marked for that customer alone. Standard burn-in option B is available on standard product which allows the customer to upgrade to Class B microcircuits.

### Assembly and Environmental Standard **Processing**

1. Die Visual Inspection Method 2010 Condition B 2. Wire Bond Method 2010 Condition B rebonds less than 10 percent 3. Internal Visual Method 2010 Condition B 4. Seal

5. High Temperature Storage Method 1008 Condition C 6. Temperature Cycle Method 1010 Condition C 7. Constant Acceleration Method 2001 Condition E

8. Visual Inspection

9. Fine Leak Method 1014 Condition A or B

10. Gross Leak Method 1014 Condition C

Step 2

Method 5004

### Electrical Test through Shipping Standard **Processing**

1. Initial Electrical Test Method 5004 to device specifications. Method 5005, Class B 2. Group A Electrical quality levels. 3. Mark Per customer order or **Advanced Micro Devices** catalog identification. 4. External Visual Method 2009

5. Sample Quality Inspection Physical or electrical

verification of product identity.

Note: Steps 7-10 not required for solid packages.

### **RELIABILITY TESTING**

Advanced Micro Devices has an ongoing reliability program to evaluate its bipolar memory products. Reliability testing conforms to MIL-STD-883 Method 1005 Conditions C or D. Examples of the test circuits used are shown in Figure 9. Data has now been accumulated on the process described here in excess of ten thousand hours on some devices. Over four billion fuse hours have been completed with no fuse oriented failures.

Advanced Micro Devices selects samples of its product stratified by product type at periodic intervals for this testing. Thus, the tests are representative of a total cross section of time and product base during the past year and a half. Figure 10 is a tabulation of the results of the lots placed on test during this period of time. The data demonstrates a highly reliable process. The fuse has an immeasurably low contribution to the failure rate at this point in the reliability testing.




Figure 9. Burn-in Circuits For Conditions C & D-27S20.

### **BIPOLAR MEMORY RELIABILITY SUMMARY**

Product	Production Lots	Units Tested	Total Unit-Hours	Total Fuse Hours (billions)	Unit Failures	Fuse Related Failures	Unit Fallure Rate @ 60% Confidence %/1000 hrs. at 125°C	Unit Failure Rate* @ 60% Confidence %/1000 hrs. at 70°C
27S20/21 (1K Bit PROM)	10	731	1,610,000	1.648B	2**	0	0.12	0.0011
27S12/13 (2K Bit PROM)	7	156	1,011,000	2.070B	0	0	0.10	0.0009
27S15 27S26/27 (4K Bit PROM)	7	136	139,000	0.569	0	0	0.72	0.0067
Totals For PROM Products	24	1023	2,760,000	4.287	2**	0	0.072	0.0007

<sup>\*</sup>Assuming an activation energy of 1.0 eV.

Figure 10.

### **SUMMARY**

The Advanced Micro Devices' bipolar memory process has been described with particular emphasis on programmableread-only memories. An advanced form of the low-power Schottky process is used in conjunction with a highly reliable and stable platinum silicide fuse. Extensive testing and screening have been used to assure that the products will meet all specification after the user has placed his program into the device and that the circuit reliability will be outstanding.

<sup>\*\*</sup>Oxide failures

# Am27LS18 • Am27LS19

Low-Power Schottky 256-Bit Generic Series Bipolar PROM

### **DISTINCTIVE CHARACTERISTICS**

- High Speed 50ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **FUNCTIONAL DESCRIPTION**

The Am27LS18 and Am27LS19 are high speed electrically programmable Schottky read-only memories. Organized in the industry standard 32 x 8 configuration, they are available in both open collector (Am27LS18) and three-state (Am27LS19) output versions. After programming, stored information is read on outputs  $O_0$ - $O_7$  by applying unique binary addresses to  $A_0$ - $A_4$  and holding the chip select input, CS, at a logic LOW. If the chip select input goes to a logic HIGH,  $O_0$ - $O_7$  go to the off or high impedance state.


### **GENERIC SERIES CHARACTERISTICS**

The Am27LS18 and Am27LS19 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.



### 

Package Type	Temperature Range	Order Number
	Open Collectors	
Hermetic DIP	0°C to +75°C	AM27LS18DC
Hermetic DIP	-55°C to +125°C	AM27LS18DM
Hermetic Flat Pak	-55°C to +125°C	AM27LS18FM
T	hree-State Outputs	
Hermetic DIP	0°C to +75°C	AM27LS19DC
Hermetic DIP	-55°C to +125°C	AM27LS19DM
Hermetic Flat Pak	-55°C to +125°C	AM27LS19FM

# CONNECTION DIAGRAM Top View VCC CS A4 A3 A2 A1 A0 07 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 00 01 02 03 04 05 06 GND Note: Pin 1 is marked for orientation.

### Am27LS18 • Am27LS19

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to, +5mA

### **OPERATING RANGE**

COM'L	Am27LS18XC, Am27LS19XC	$T_A = 0^{\circ}C$ to $+75^{\circ}C$	V <sub>CC</sub> = 5.0V ±5%
MIL	Am27LS18XM, Am27LS19XM	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	V <sub>CC</sub> = 5.0V ±10%

### **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA**

Parameters	Description	Test	Condition	3	Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Am27LS19 only)	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IH</sub>	., IOL = 16m or VIL	nA			0.45	Volts
VIH	Input HIGH Level	Guaranteed voltage for a	input logical	HIGH	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs					0.8	Volts
IL	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V				-0.010	-0.250	mA
ÚН	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V					25	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				1.0	mA	
I <sub>SC</sub> (Am27LS19 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V (Note 2)		-20	40	-90	mA	
ICC	Power Supply Current	All inputs = V <sub>CC</sub> = MAX				60	80	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN	., I <sub>IN</sub> = -18	mA			-1.2	Volts
				Vo = 4.5V			40	
ICEX	Output Leakage Current	VCC = MAX.	Am27LS19	127LS19 VO = 2.4V			40	μΑ
		*C\$ 2.74	only	V <sub>O</sub> = 0.4V			-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V	@f=1 MH	z (Note 3)		4		_
COUT	Output Capacitance	V <sub>OUT</sub> = 2.0	)V@f=1M	Hz (Note 3)		8		ρF

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

<sup>3.</sup> These parameters are not 100% tested, but periodically sampled.


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	Ma		
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
taa	Address Access Time		30	55	75	ns
t <sub>EA</sub>	Enable Access Time	AC Test Load (See Notes 1-3)	22	40	50	ns
teR	Enable Recovery Time	(000 110100 1 0)	18	35	40	ns

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L$  = 30pF.

2. For open collector outputs,  $t_{EA}$  and  $t_{ER}$  are tested with  $S_1$  closed to the 1.5V output level.  $C_L = 30pF$ .

For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



### **PROGRAMMING**

The Am27LS18 and Am27LS19 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{\text{CS}}$  input is at a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{\text{CS}}$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{\text{CS}}$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


### PROGRAMMING PARAMETERS

Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
V <sub>IHP</sub>	Input HIGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>CS</sub> )/dt	Rate of CS Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μѕес
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
  - Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub> and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
  - 3. During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
  - 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS STABLE VIHP VILP VOD PROGRAMMED OUTPUT PROGRAMMING CYCLE BPM-023

### SIMPLIFIED PROGRAMMING DIAGRAM



BPM-024

### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic

programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Issaquah, Wash. 98027 Model 5, 7 and 9 Monterey, Ca. 93940

AMD GENERIC BIPOLAR

000 1288 1

M900 and M920

PROM PERSONALITY BOARD

909-1286-1 715-1407-1 PM9058

Am27LS18 • Am27LS19

ADAPTERS AND CONFIGURATORS

PA16-6 and 32 x 8 (L)

### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- The data patterns for all 32 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - The letter "B", indicating the beginning of the data word.
  - c. A sequence of eight Ps or Ns, starting with output O<sub>7</sub>.
  - d. The letter "F", indicating the finish of the data word.
  - Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


### TYPICAL PAPER TAPE FORMAT

øøø BPNPPNNNPF WORD ZERO (R) (L) BPPPPPPNNF COMMENT FIELD (R) (L) ANY (R) (L) øø2 BNNNPPPPNF TEXT (R) (L) CAN (R) (L) BNNNNNNNF **ØØ**4 BPNNNNNPF BNPPNPPNNF øø6 BPNNPPPNNF ø31 end (R) (L) BNNNNPPPNF (R) = CARRIAGE RETURN (L) - LINE FEED

### RESULTING DEVICE TRUTH TABLE (CS = LOW)

A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao j	0,	06	05	04	03	02	01	00
	L	L	ι	L	Н	L	н	Н	L	L	L	н
								н			L	L
L	L	L	н	L	L	L	L	н	н	н	н	L
L	L	L	н	н	L	L	L	L	L	L	L	L
L	L	н	L	L	н	L	L	L	L	L	L	н
L	L	н	L	н	L	н	н	L	н	н	L	L
L	L	н	н	L	н	L	L	н	н	н	L	L
	;							;				
ш	ш.	ш	ш	ш				:	ш	ш		

### **ASCII PAPER TAPE**





### **APPLYING THE Am27LS18 AND Am27LS19**

The Am27LS18 and Am27LS19 PROMs may be used as code converters. Examples include conversion of hexadecimal, octal or BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking con-

trol or code selector input. The use of a single Am27LS18 or Am27LS19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.


### TRUTH TABLE





# PHYSICAL DIMENSIONS Dual-in-Line

16-Pin Ceramic



### 0.575 0.575 0.245 0.245 0.245 0.270 0.00

16-Pin Flat Package

# Am27S18 • Am27S19

256-Bit Generic Series Bipolar PROM

### DISTINCTIVE CHARACTERISTICS

- High Speed 40ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **FUNCTIONAL DESCRIPTION**

The Am27S18 and Am27S19 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 32 x 8 configuration, they are available in both open collector Am27S18 and three-state Am27S19 output versions. After programming, stored information is read on outputs  $O_0-O_7$  by applying unique binary addresses to  $A_0-A_4$  and holding the chip select input,  $\overline{CS}$ , at a logic LOW. If the chip select input goes to a logic HIGH,  $O_0-O_7$  go to the off or high impedance state.

### **GENERIC SERIES CHARACTERISTICS**

The Am27S18 and Am27S19 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.


All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

# 

**BPM-018** 



Package Type				
	Open Collectors	-		
Hermetic DIP	0°C to +75°C	AM27S18DC		
Hermetic DIP	-55°C to +125°C	AM27S18DM		
Hermetic Flat Pak	-55°C to +125°C	AM27S18FM		
Т	hree-State Outputs			
Hermetic DIP	0°C to +75°C	AM27S19DC		
Hermetic DIP	-55°C to +125°C	AM27S19DM		
Hermetic Flat Pak	-55°C to +125°C	AM27S19FM		

# 

### Am27S18 • Am27S19

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to, +5mA

### **OPERATING RANGE**

COM'L	Am27S18XC, Am27S19XC	T <sub>A</sub> = 0°C to +75°C	V <sub>CC</sub> = 5.0V ±5%
MIL	Am27S18XM, Am27S19XM	T <sub>A</sub> = -55°C to +125°C	V <sub>CC</sub> = 5.0V ±10%

### **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)** PRELIMINARY DATA

Parameters	Description	Tes	t Condition	5	Min.	Typ. (Note 1)	Max.	Units							
V <sub>OH</sub> (Am27LS19 only)	Output HIGH Voltage	1 55	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2.4			Volts							
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MI	N., IOL = 16n   or V <sub>IL</sub>	nA			0.45	Volts							
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts							
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs					0.8	Volts							
1 <sub>1</sub> L	Input LOW Current	V <sub>CC</sub> = MA	X., VIN = 0.4	15V		-0.010	-0.250	mA							
1ін	Input HIGH Current	V <sub>CC</sub> = MA	X., VIN = 2.7	V			25	μА							
11	Input HIGH Current	V <sub>CC</sub> = MA	X., VIN = 5.8	SV .			1.0	mA							
I <sub>SC</sub> (Am27LS19 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V (Note 2)		20	-40	-90	mA								
Icc	Power Supply Current	All inputs = GND V <sub>CC</sub> = MAX.			90	115	mA								
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA			Ţ-	-1.2	Volts								
<del>``</del>				V <sub>O</sub> = 4.5V			40								
ICEX	Output Leakage Current	VCC = MAX.	(. Am27LS19 V <sub>O</sub> = 2.4V	V <sub>O</sub> = 2.4V			40	μА							
		VCS - 2.4V	VCS - 2.4V	VCS - 2.4V	VCS - 2.4V	VCS - 2.4V	VCS - 2.4V	VCS - 2.4V	VCS - 2.4V	only	V <sub>O</sub> = 0.4V			-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V @ f = 1 MHz (Note 3)			4										
C <sub>OUT</sub>	Output Capacitance	VOUT = 2	.0V @ f = 1 N	Hz (Note 3)		8		pF							

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

<sup>3.</sup> These parameters are not 100% tested, but periodically sampled.


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	Ma Ma	i	
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
taa	Address Access Time		25	40	50	ns
tea	Enable Access Time	AC Test Load (See Notes 1-3)	15	25	30	ns
ten	Enable Recovery Time	(222.13100 ) 0)	15	25	30	ns

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_1 = 30pF$ .

2. For open collector outputs,  $t_{EA}$  and  $t_{ER}$  are tested with  $S_1$  closed to the 1.5V output level.  $C_L = 30 pF$ .

For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



### **PROGRAMMING**

The Am27S18 and Am27S19 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{\text{CS}}$  input is at a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{\text{CS}}$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{\text{CS}}$  pln when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including V<sub>CC</sub> should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


### PROGRAMMING PARAMETERS

Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>CS</sub> )/dt	Rate of CS Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μѕес
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
  - Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub> and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
  - 3. During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
  - 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS STABLE SELECTED ADDRESS STABLE VILP VCSP VCSP VILP VCSP VILP VOP PROGRAMMED OUTPUT PROGRAMMENG CYCLE PROGRAMMENG CYCLE

### SIMPLIFIED PROGRAMMING DIAGRAM



BPM-024

### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic

programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Com. P.O. Box 308

Pro-Log Corp. 2411 Garden Road Monterey, Ca. 93940

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Issaquah, Wash. 98027

M900 and M920

AMD GENERIC BIPOLAR PROM PERSONALITY BOARD 909-1286-1 715-1407-1 PM9058

Am27S18 • Am27S19

ADAPTERS AND CONFIGURATOR

PA16-6 and 32 x 8 (L)

### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

A leader of at least 25 rubouts.

(L) = LINE FEED

- 2. The data patterns for all 32 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - b. The letter "B", indicating the beginning of the data
  - c. A sequence of eight Ps or Ns, starting with output O<sub>7</sub>.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


### TYPICAL PAPER TAPE FORMAT

**ddd** BPNPPNNNPF WORD ZERO (R) (L COMMENT FIELD (R) (L)
ANY (R) (L)
TEXT (R) (L)
CAN (R) (L)
GO (R) (L) BPPPPPPNNF øø2 BNNNPPPPNF BNNNNNNNF **ØØ**4 BPNNNNNNPF BNPPNPPNNF BPNNPPPNNF HERE (R) (L) Ø31 BNNNNPPPNF END (R) (L) (R) = CARRIAGE RETURN

RESULTING DEVICE TRUTH TABLE (CS = LOW)

06 05 04 0, Og L L L н L н L. Ł L н L 1 ŧ 1 н н н н н н н . t L L L L L н н L L L L L L L L н L L н L L L L L L н L L н L н L н н L н н L L н н н н L L L Ł L L н н н t. н н н

### **ASCII PAPER TAPE**




BPM-025


### APPLYING THE Am27S18 AND Am27S19

The Am27S18 and Am27S19 PROMs may be used as code converters. Examples include conversion of hexadecimal, octal or BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking con-

trol or code selector input. The use of a single Am27S18 or Am27S19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.


### **TRUTH TABLE**






# PHYSICAL DIMENSIONS Dual-in-Line

### 16-Pin Ceramic



### 16-Pin Flat Package



# Am27S20 • Am27S21

1024-Bit Generic Series Bipolar PROM

### **DISTINCTIVE CHARACTERISTICS**

- High Speed 45ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
   Highly reliable ultra-fast programming Pletinum-Silicide
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **GENERIC SERIES CHARACTERISTICS**

The Am27S20 and Am27S21 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.


Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


### **ORDERING INFORMATION**


Package Type	Temperature Range	Order Number	
	Open Collectors		
Hermetic DIP	0°C to +75°C	AM27S20DC	
Hermetic DIP	-55°C to +125°C	AM27S20DM	
Hermetic Flat Pak	-55°C to +125°C	AM27S20FM	
	Three-State Outputs		
Hermetic DIP	0°C to +75°C	AM27S21DC	
Hermetic DIP	-55°C to +125°C	AM27S21DM	
Hermetic Flat Pak	-55°C to +125°C	AM27S21FM	

### **FUNCTIONAL DESCRIPTION**

The Am27S20 and Am27S21 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 256 x 4 configuration, they are available in both open collector Am27S20 and three-state Am27S21 output versions. After programming, stored information is read on outputs  $O_0-O_3$  by applying unique binary addresses to  $A_0-A_7$  and holding the chip select inputs,  $\overline{CS}_1$  and  $\overline{CS}_2$ , at a logic LOW. If either chip select input goes to a logic HIGH,  $O_0-O_3$  go to the off or high impedance state.







### Am27S20 • Am27S21

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

### **OPERATING RANGE**

	COM'L	Am27S20XC, Am27S21XC	T <sub>A</sub> = 0°C to +75°C	V <sub>CC</sub> = 5.0V ±5%
١	MiL	Am27S20XM, Am27S21XM	T <sub>A</sub> = -55°C to +125°C	$V_{CC} = 5.0V \pm 10\%$

### **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** (Unless Otherwise Noted) **PRELIMINARY DATA**

arameters	Description	Test	Test Conditions A		Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Am27S21 only)	Output HIGH Voltage	1	V <sub>CC</sub> = MfN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN	., I <sub>OL</sub> = 16m or V <sub>IL</sub>	A			0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed voltage for a	input logical	HIGH	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs					0.8	Volts
IIL	Input LOW Current	V <sub>CC</sub> = MA	(., V <sub>IN</sub> = 0.4	5V		-0.010	-0.250	mA
¹ıн	Input HIGH Current	V <sub>CC</sub> = MA	(., V <sub>IN</sub> = 2.7	7			25	μА
11	Input HIGH Current	V <sub>CC</sub> = MA	(., V <sub>IN</sub> = 5.5	7			1.0	mA
I <sub>SC</sub> (Am27S21 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V (Note 2)			20	-40	-90	mA
Icc	Power Supply Current	All inputs = GND V <sub>CC</sub> = MAX.				95	130	mA
v <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN	., I <sub>IN</sub> = –18n	1A			-1.2	Volts
-				V <sub>O</sub> = 4.5V			40	
ICEX	Output Leakage Current	VCC = MAX.	Am27S21	V <sub>O</sub> = 2.4V			40	μА
		VCS1 = 2.4V	only	V <sub>O</sub> = 0.4V			-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V @ f = 1 MHz (Note 3)				4		
COUT	Output Capacitance	V <sub>OUT</sub> = 2.0	)V@f=1M	1z (Note 3)		8		pF

Note 1. Typical limits are at V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not 100% tested, but are periodically sampled.


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	Ma	1		
Parameter	Description	Test Conditions	Description Test Conditions	5V 25°C	COM'L	MIL	Units
taa	Address Access Time		25	45	60	ns	
teA	Enable Access Time	AC Test Load (See Notes 1-3)	15	20	30	ns	
tea	Enable Recovery Time	(000 110.00 1 0)	15	20	30	ns	

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L = 30pF$ .

2. For open collector outputs,  $t_{EA}$  and  $t_{ER}$  are tested with  $S_1$  closed to the 1.5V output level.  $C_L = 30$ pF.

For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



### **PROGRAMMING**

The Am27S20 and Am27S21 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{CS}_1$  input is at a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{CS}_1$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{CS}_1$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


### PROGRAMMING PARAMETERS

Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
V <sub>IHP</sub>	Input HIGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS <sub>1</sub> Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>CS</sub> )/dt	Rate of CS <sub>1</sub> , Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μsec
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec


Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub> and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
- During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to Vone through resistor R which provides output current limiting.

### **PROGRAMMING WAVEFORMS**



### SIMPLIFIED PROGRAMMING DIAGRAM



BPM-033

BPM-032

### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic

programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Com P.O. Box 308 Issaguah, Wash, 98027 Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Monterey, Ca. 93940 M900 and M920

AMD GENERIC BIPOLAR

909-1286-1

PM9058

PROM PERSONALITY BOARD

Am27S20 • Am27S21 ADAPTERS AND CONFIGURATOR

715-1408-1

PA16-5 and 256 x 4 (L)

### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 256 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - b. The letter "B", indicating the beginning of the data word.
  - c. A sequence of four Ps or Ns, starting with output O<sub>3</sub>.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the four Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


### **TYPICAL PAPER TAPE FORMAT**

øøø	BNNNPF	WORD ZERO (R) (L)
	BPPNNF	COMMENT FIELD (R) (L)
øø2	BPPPNF	ANY (R) (L)
• •	BNNNNF	TEXT (R) (L)
ØØ4	BNNNPF	CAN (R) (L)
	BPPNNF	GO (R) (L)
øø6	BPPNNF	HERE (R) (L)
	*****	:
255	BPPPNF	END (R) (L)

### RESULTING DEVICE TRUTH TABLE ( $\overline{CS}_1$ & $\overline{CS}_2$ = LOW)

A7	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	Аз	A <sub>2</sub>	Αı	A <sub>0</sub>	03	02	01	00
L	L								L		
L	L	L	L	L.	L	L	н	н	н	L.	L
L	L	L	L	L	L	н	L	н	н	н	L
L	L	L	L	L	L	н	Н	L	L	L	L
L	L	L	Ł	L	н	L	L	L	L	L	н
	L	L	L	L	н	L	н	Н	н	L	Ł
L	L	Ļ	L	L	н	н	L	н	н	L	L
				:				1			
н	н	н	н	н	н	н	н	lн	н	н	L

### **ASCII PAPER TAPE**





BPM-034

### **APPLYING THE Am27S20/21**

Typical application of the Am27S20/21 is shown below. The Am27S20/21's are employed as mapping ROMs in a microprogram computer control unit. The eight-bit macroinstruction from main memory is brought into the  $A_{0-7}$  inputs of the mapping ROM array. The instruction is mapped into a 12-bit address space with each PROM output supplying 4 bits. The 12 bits of address are then supplied to the "D" inputs of the Am2910 as a possible next address source for microprogram

memory. The  $\overline{\text{MAP}}$  output of the Am2910 is connected to the  $\overline{\text{CS}}_1$  input of the Am27S20/21 such that when the  $\overline{\text{CS}}_1$  input is HIGH, the outputs of the PROMs are either HIGH in the case of the Am27S20 or in the three-state mode in the case of the Am27S21. In both cases the  $\overline{\text{CS}}_2$  input is grounded, thus data from other sources are free to drive the D inputs of the Am2910 when  $\overline{\text{MAP}}$  is HIGH.





# Am27S12 • Am27S13

2048-Bit Generic Series Bipolar PROM

### **DISTINCTIVE CHARACTERISTICS**

- High Speed 50ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **GENERIC SERIES CHARACTERISTICS**

The Am27S12 and Am27S13 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


### **ORDERING INFORMATION**

Package Type	Temperature Range	Order Number		
	Open Collectors			
Hermetic DIP	0°C to +75°C	AM27S12DC		
Hermetic DIP	-55°C to +125°C	AM27S12DM		
Hermetic Flat Pak	-55°C to +125°C	AM27S12FM		
	Three-State Outputs	-		
Hermetic DIP	0°C to +75°C	AM27S13DC		
Hermetic DIP	-55°C to +125°C	AM27S13DM		
Hermetic Flat Pak	-55°C to +125°C	AM27S13FM		


### **FUNCTIONAL DESCRIPTION**

The Am27S12 and Am27S13 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 x 4 configuration, they are available in both open collector Am27S12 and three-state Am27S13 output versions. After programming, stored information is read on outputs  $O_0\!-\!O_3$  by applying unique binary addresses to  $A_0\!-\!A_8$  and holding the chip select input,  $\overline{\text{CS}}$ , at a logic LOW. If the chip select input goes to a logic HIGH,  $O_0\!-\!O_3$  go to the off or high impedance state.


### **BLOCK DIAGRAM**



### LOGIC SYMBOL



# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

BPM-003

### Am27S12 • Am27S13

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Blas	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

### **OPERATING RANGE**

CON	⁄i'L	Am27S12XC, Am27S13XC	T <sub>A</sub> = 0°C to +75°C	V <sub>CC</sub> = 5.0V ±5%		
MIL		Am27S12XM, Am27S13XM	T <sub>A</sub> = -55°C to +125°C	V <sub>CC</sub> = 5.0V ±10%		

### **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA**

Parameters	Description	Test	Conditions		Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Am27S13 only) Output HIGH Voltage		V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			2.4			Volts
V <sub>OL</sub>	1	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.45	Volts	
VIH		Guaranteed input logical HIGH voltage for all inputs					Volts	
V <sub>IL</sub> Input LOW Level		Guaranteed input logical LOW voltage for all inputs					0.8	Volts
IIL	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V				-0.010	-0.250	mA
1ін	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V					25	μΑ
l <sub>1</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V					1.0	mA
I <sub>SC</sub> (Am27S13 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V (Note 2)			-20	40	-90	mA
Icc	Power Supply Current	All inputs = GND V <sub>CC</sub> = MAX.			100	130	mA	
V <sub>1</sub>	Input Clamp Voltage	VCC = MIN.	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA				-1.2	Volts
				Vo = 4.5V			40	
ICEX	Output Leakage Current			Vo = 2.4V			40	μΑ
			only	V <sub>O</sub> = 0.4V			-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V @ f = 1 MHz (Note 3)		-	4			
COUT	Output Capacitance	V <sub>OUT</sub> = 2.0V @ f = 1 MHz (Note 3)				8		pF

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.


<sup>3.</sup> These parameters are not 100% tested, but are periodically sampled.

### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE** PRELIMINARY DATA

Parameter		Test Conditions	Тур	. Ma		
	Description		5V 25°C	COM'L	MIL	Units
taa	Address Access Time		30	50	60	ns
tea	Enable Access Time	AC Test Load (See Notes 1-3)	15	25	30	ns
ten	Enable Recovery Time	(000 140108 1-0)	15	25	30	ns

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L = 30pF$ . 2. For open collector outputs,  $t_{EA}$  and  $t_{ER}$  are tested with  $S_1$  closed to the 1.5V output level.  $C_L = 30pF$ .

 For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S1 closed to the VOL + 0.5V level.



## **PROGRAMMING**

The Am27S12 and Am27S13 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{\text{CS}}$  input is at a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{\text{CS}}$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycle. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{\text{CS}}$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## PROGRAMMING PARAMETERS


Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/μsec
d(V <sub>CS</sub> )/dt	Rate of CS Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μsec
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub> and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
- 3. During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS SHPUTS SELECTED ADDRESS STABLE VILP VCSP To add (VCS) PROGRAMMED OUTPUT (VC) PROGRAMMING CYCLE PROGRAMMING CYCLE BPM-006

## SIMPLIFIED PROGRAMMING DIAGRAM



## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic

programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp P.O. Box 308 Issaguah, Wash, 98027 Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Monterey, Ca. 93940

AMD GENERIC BIPOLAR

909-1286-1

M900 and M920 PM9058

PROM PERSONALITY BOARD
Am27S12 • Am27S13
ADAPTERS AND
CONFIGURATOR

715-1408-2

PA16-5 and 512 x 4 (L)

## **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- The data patterns for all 512 words, starting with word 0, in the following format:
  - Any characters, including carriage return and line feed, except "B".
  - The letter "B", indicating the beginning of the data word.
  - c. A sequence of four Ps or Ns, starting with output O3.
  - d. The letter "F", indicating the finish of the data word.
  - Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the four Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


## TYPICAL PAPER TAPE FORMAT

øøø	BNNNPF	WORD ZERO (R) (L)
	BPPNNF	COMMENT FIELD (R) (L)
øø2	BPPPNF	any (R) (L)
	BNNNNF	TEXT (R) (L)
øø4	BNNNPF	CAN (R) (L)
• •	BPPNNF	GO (R) (L)
øø6	BPPNNF	HERE (R) (L)
′ •	*****	: " "
511	BPPPNF	end (R) (L)

## RESULTING DEVICE TRUTH TABLE ( $\overline{CS} = LOW$ )


A	B A	, A	۱6	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		03	02	01	00
L	L		L	L	L	L	L	L	L	Т	L	L	L	Н
L	L	- 1	L	L	L	L	L	L	н	1	н	Н	L	L
L.	L	- 1	L	L	L	L	L	н	L	1	Н	н	н	L
L	L	1	L	L	L	L	L	н	н		L	L	L	L
L	. L	- 1	L	L	L	L	Н	L	L		L	L	L	н
L	L	- 1	L	L	L	L	н	L	н	1	Н	н	L	L
L	L	- 1	L	L	L	L	Н	н	L	ı	н	н	Ł	L
						:								
Н	l H	H	н	Н	н	н	н	Н	Н	ı	н	н	н	L


## **ASCII PAPER TAPE**



## APPLYING THE Am27S12 AND Am27S13

The Am27S12 and Am27S13 can be used with a high speed counter to form a pico-controller for microprogrammed systems. A typical application is illustrated below wherein a multiplexer, under control of one of the PROMs, is continuously sensing the CONDITIONAL TEST INPUTS. When the selected condition occurs, a HIGH signal will result at the multiplexer output causing a predetermined branch address to be loaded into the parallel inputs of the counters on the next clock pulse. The counter then accesses the preprogrammed data or control information sequence from the Am27S12 or Am27S13 PROMs.






# Am27S15

## 4096-Bit Generic Series Bipolar PROM

## **DISTINCTIVE CHARACTERISTICS**

- On-chip data latches
- Latched true and complemented output enables for easy word expansion
- Predetermined OFF outputs on power-up
- Plug-in replacement for the 82S115
- Fast access time 60ns commercial and 90ns military
   maximum
- Performance pretested with N<sup>2</sup> patterns
- Highly reliable, ultra-fast programming Platinum-Silicide fuses – High programming yield
- Low current PNP inputs
- · High current three-state outputs
- Common Generic PROM Series characteristics and programming procedures


## LOGIC SYMBOL



V<sub>CC</sub> = Pin 24 GND = Pin 12 (Pins 11 and 13 open)

open) BPM-010

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation. NC = No connection.

## ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Hermetic DIP	0°C to +75°C	Am27S15DC
Hermetic DIP	-55°C to +125°C	Am27S15DM

## **FUNCTIONAL DESCRIPTION**


The Am27S15 is an electrically programmable Schottky read only memory incorporating on-chip data and enable latches. The device is organized as 512 words of 8 bits and features three-state outputs with full 16mA drive capability.

When in the transparent mode, with the strobe (ST) input HIGH, reading stored data is accomplished by enabling the chip ( $\overline{E}_1$  LOW and  $E_2$  HIGH) and applying the binary word address to the address inputs,  $A_0$ - $A_8$ . In this mode, changes of the address inputs cause the outputs,  $Q_0$ - $Q_7$ , to read a different stored word; changes of either enable input level disable the outputs, causing them to go to the high impedance state.

Dropping the strobe input to the LOW level places the device in the latched mode of operation. The output condition present (reading a word of stored data or disabled) when the strobe goes LOW remains at the outputs, regardless of further address or enable transitions, until a positive (LOW to HIGH) strobe transition occurs. With the strobe HIGH,  $Q_0$ - $Q_7$  again respond to the address and enable input conditions.

If the strobe is LOW (latched mode) when  $V_{CC}$  power is first applied, the outputs will be in the disabled state, eliminating the need for special "power-up" design precautions.

## **BLOCK DIAGRAM**



## Am27S15

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> (max)
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration = 1sec)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

## **OPERATING RANGE**

COM'L	Am27S15XC	T <sub>A</sub> = 0°C to +75°C	V <sub>CC</sub> = 5.0V ±5%
MIL	Am27S15XM	T <sub>A</sub> = -55°C to +125°C	V <sub>CC</sub> = 5.0V ±10%

## **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** (Unless Otherwise Noted) PRELIMINARY DATA

Parameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA	COM'L	2.7			Volts
•он	Output man voltage	VIN = VIH OF VIL	MIL	2.4			VOILS
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.5	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW	COMIL			0.85	Volts
VIL.	input LOVY Level	voltage for all inputs MIL				0.80	Volts
			COM'L			-0.100	
I <sub>IL</sub> Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V	MIL			-0.150	mA .	
l <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V		-		25	μΑ
11	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				1.0	mA
	0.4.4.01.4.01.4.0	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V COM		-20		-70	
lsc	Output Short Circuit Current	(Note 2)	MIL	-15		-85	mA
	Barrar Oranta Oranta	All inputs = GND	COM'L		125	175	
lcc	Power Supply Current	V <sub>CC</sub> = MAX.	MIL		125	185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA	<del>'</del>			1.2	Volts
		Voc = MAX Vo = 4.5	<i>y</i>			100	
ICEX	Output Leakage Current	$V_{CC} = MAX.$ $V_0 = 4.5$ $V_{E_1} = 2.4$ $V_0 = 2.4$	v			40	Αμ
		$VE_2 = 0.4V$ $V_0 = 0.4V$				-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V @ f = 1MHz (Note	3)	-	5		
Cout	Output Capacitance	V <sub>OUT</sub> = 2.0V @ f = 1MHz (No	te 3)		12	=	ρF

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.


3. These parameters are not 100% tested, but are periodically sampled.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			Тур.	COM'L		MIL			
Parameter	Description	<b>Test Conditions</b>	(Note 1)	Min.	Max.	Min.	Max.	Units	
t <sub>PHL</sub> (A) t <sub>PLH</sub> (A)	Transparent Mode Address to Output Access Time		35		60		90	ns	
t <sub>W</sub> (S)	Strobe Pulse Width (HIGH)		10	30		40		ns	
t <sub>S</sub> (A)	Address to Strobe (LOW) Set-up Time	C <sub>L</sub> = 30pF S <sub>1</sub> Closed	35	60		90		ns	
t <sub>H</sub> (A)	Address to Strobe (LOW) Hold Time	(See AC Test	-10	0		5		ns	
t <sub>S</sub> (E <sub>1</sub> ) t <sub>S</sub> (E <sub>2</sub> )	Enable to Strobe (LOW) Set-up Time	Load Below)		40		50		ns	
t <sub>H</sub> (E <sub>1</sub> ) t <sub>H</sub> (E <sub>2</sub> )	Enable to Strobe (LOW) Hold Time		0	10		10		ns	
t <sub>PZH</sub> (Ē <sub>1</sub> ,E <sub>2</sub> ) t <sub>PZL</sub> (Ē <sub>1</sub> ,E <sub>2</sub> )	Transparent Mode Enable to Output Enabled (HIGH or LOW) Time	C <sub>L</sub> = 30pF S <sub>1</sub> Closed for t <sub>PZL</sub> . & Open for t <sub>PZH</sub>	20		40		50	ns	
t <sub>PHZ</sub> (S) t <sub>PLZ</sub> (S)	Strobe Delatch (HIGH) to Output Disabled (OFF or HIGH impedance) Time	C <sub>L</sub> = 5pF (Note 2)			35		45	ns	
$t_{PHZ}(\overline{E}_1,E_2)$ $t_{PLZ}(\overline{E}_1,E_2)$	Transparent Mode Enable to Output Disabled (OFF or high impedance) Time	S <sub>1</sub> closed for t <sub>PLZ</sub> & Open for t <sub>PHZ</sub>	20		40		50	ns	

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

- t<sub>PHZ</sub> and t<sub>PLZ</sub> are measured to the V<sub>OH</sub> 0.5V and V<sub>OL</sub> + 0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- 3. Tests are performed with input rise and fall times (10% to 90%) of 5ns or less.



## PROGRAMMING

The Am27S15 is manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory output after the  $\overline{E}_1$ input is at a logic HIGH. Current is gated through the addressed fuse by raising the E<sub>1</sub> input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip is enabled and the output level is sensed to determine if the link has opened. Most links will open within 50 µsec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{E}_1$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## **PROGRAMMING PARAMETERS**

Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
VIHP	Input HiGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>ENP</sub>	E <sub>1</sub> Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0.0	V <sub>CCP</sub> +0.3	Volts
ONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µ8ес
d(V <sub>EN</sub> )/dt	Rate of E <sub>1</sub> Voltage Change	100	1000	V/μ <b>8</b> 0C
	Programming Period - First Attempt	50	100	μ8 <b>θ</b> C
<sup>T</sup> p	Programming Period - Subsequent Attempts	5.0	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
  - Delays t<sub>1</sub> through t<sub>4</sub> must be greater than 100ns; maximum delays of 1μsec are recommended to minimize heating during programming.
  - 3. During ty, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
  - 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS STABLE VILP VCSP To dr (VEN) PROGRAMMED OUTPUT PROGRAMMING CYCLE BPM-015

# V<sub>CCP</sub> V<sub>ONP</sub> A<sub>0</sub>-A<sub>0</sub> V<sub>IHP</sub> ST Am27815 Q<sub>1</sub> Q<sub>7</sub> Q<sub>7</sub> V<sub>OP</sub> BPM-018

SIMPLIFIED PROGRAMMING DIAGRAM

## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 Issaguah, Wash. 98027 Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Monterey, Ca. 93940 M900 and M920

AMD GENERIC BIPOLAR

909-1286-1

....

PROM PERSONALITY BOARD

909-1286-1

PM9058

Am27S15 ADAPTERS AND CONFIGURATOR 715-1411-1

PA24-14 and 512 x 8 (L)

## **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- The data patterns for all 512 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - The letter "B", indicating the beginning of the data word.
  - c. A sequence of eight Ps or Ns, starting with output Q7.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.


A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


## TYPICAL PAPER TAPE FORMAT



## RESULTING DEVICE TRUTH TABLE ( $\overline{E}_1$ AND $\overline{E}_2$ LOW)



## **ASCII PAPER TAPE**



## **GENERIC SERIES CHARACTERISTICS**

The Am27S15 is a member of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.


All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

# PHYSICAL DIMENSIONS Dual-In-Line

## 24-Pin Hermetic



# **m27S25**

## 4096-Bit Generic Series Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- On chip edge triggered registers Ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Buffered common asynchronous PRESET and CLEAR inputs
- Space saving 24-pin package with 300 mil lateral centers
- Predetermined OFF outputs on power-up
- Fast 50ns address setup and 20ns clock to output times
- Excellent performance over the military range
- Performance pretested with N<sup>2</sup> patterns
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current three-state outputs
- Common Generic PROM Series characteristics and programming procedures

## **BLOCK DIAGRAM** COLUMN TEST RAIL 64 X 64 PROGRAMMABLE TEST 1 OF 64 ARRAY ě ROW DECODER TEST WORD O TEST WORD 1 1 OF 8 COLUMN DECORE CLE 9 CP 8-BIT EDGE-TRIGGERED REGISTER RPM-071 Q Q<sub>1</sub> $Q_2$ $Q_3$ Q4 Q5 $Q_6$


## **FUNCTIONAL DESCRIPTION**


The Am27S25 is an electrically programmable Schottky TTL read only memory incorporating true D-type, master-slave data registers on chip. This device features the versatile 512 word by 8 bit organization and is available in the three-state Am27S25 output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The Am27S25 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.

When V<sub>CC</sub> power is first applied, the synchronous enable (Es) flipflop will be in the set condition causing the outputs, Qo-Qz, to be in the OFF or high impedance state. Reading data is accomplished by first applying the binary word address to the address inputs, An-As, and a logic LOW to the synchronous output enable, Es. During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock, CP, data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable, E, is also LOW, stored data will appear on the outputs, Qn-Q7. If Es is HIGH when the positive clock edge occurs, outputs go to the OFF or high impedance state. The outputs may be disabled at any time by switching E to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes do not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip, edge triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

The Am27S25 has buffered asynchronous PRESET and CLEAR inputs. These functions are common to all registers and are useful during power up timeout sequences. With outputs enabled the PS input asserted LOW will cause all outputs to be set to a logic 1 (HIGH) state. When the CLR input is LOW, the internal flip-flops of the data register are reset and, a logic 0 (LOW) will appear on all outputs. These functions will control the state of the data register, independent of all other inputs but exclusive of each other.





42

## **GENERIC SERIES CHARACTERISTICS**

The Am27S25 is a member of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

Tun

## MAXIMUM RATINGS (Above which the useful life may be impaired)

THE ATTINGS (Above which the destrible may be impaired)	
Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

## **OPERATING RANGE**

COM'L	AM27S25XC	T <sub>A</sub> = 0 to 75°C	V <sub>CC</sub> = 5.0V ±5%
MIL	AM27S25XM	T <sub>C</sub> = -55 to +125°C	V <sub>CC</sub> = 5.0V ±10%

# ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	Description	Test Cond	litions	Min	Typ (Note 1)	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-2.0mA	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	16mA		0.38	0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input log voltage for all inputs	jical HIGH	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> =	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V		-0.010	-0.250	mA
l <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V				25	μА
կ	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				1.0	mA
Isc	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V (Note 2)		-20	-40	-90	mA
lcc	Power Supply Current	All inputs = GND V <sub>CC</sub> = MAX.			130	185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -	-18mA			-1.2	Volts
			V <sub>O</sub> = 4.5V			100	
ICEX	Output Leakage Current	V <sub>CC</sub> = MAX. VE = 2.4V	V <sub>O</sub> = 2.4V			40	μА
		$V_0 = 0.4V$				-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V @ f = 1MHz (Note 3)			5		
Cout	Output Capacitance	V <sub>OUT</sub> = 2.0V @ f =	1MHz (Note 3)		12		ρF


Notes: 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .


- 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3. These parameters are not 100% tested, but are periodically sampled.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

PRE!.IMINAF	RY DATA		T <sub>A</sub> = 25°C V <sub>CC</sub> = 5.0V	СО	M'L	M	IIL	
Parameter	Description	<b>Test Conditions</b>	Тур	Min	Max	Min	Max	Units
t <sub>s</sub> (A)	Address to CP (HIGH) Setup Time		35					ns
t <sub>H</sub> (A)	Address to CP (HIGH) Hold Time	1	-15					ns
t <sub>PHL</sub> (CP) t <sub>PLH</sub> (CP)	Delay from CP (HIGH) to Output (HIGH or LOW)		15					ns
t <sub>WH</sub> (CP) t <sub>WL</sub> (CP)	CP Width (HIGH or LOW)		10					ns
t <sub>S</sub> (E <sub>S</sub> )	E <sub>S</sub> to CP (HIGH) Setup Time	C <sub>L</sub> = 300F	10					ns
t <sub>H</sub> (E <sub>S</sub> )	Es to CP (HIGH) Hold Time	(See AS Total	-10					ns
t <sub>PLH</sub> (PS)	Delay from PS (LOW) to Output (HIGH)		17					ns
t <sub>PHL</sub> (CLR)	Delay from CLR (LOW) to Output (LOW)		17					ns
t <sub>WL</sub> (PS)	PRESET Pulse Width (LOW)		10					ns
t <sub>WL</sub> (CLR)	CLEAR Pulse Width (LOW)		10					ns
t <sub>S</sub> (PS)	PS Recovery (Inactive) to CLock (HIGH)		12					ns
t <sub>S</sub> (CLR)	CLR Recovery (Inactive) to Clock (HICE)	<b>P</b>	12					ns
t <sub>PZL</sub> (CP) t <sub>PZH</sub> (CP)	Delay from CP (HIGH) to Active Out to (HIGH or LOW)	C <sub>L</sub> = 30pF S <sub>1</sub> is closed for t <sub>P21</sub>	22					ns
t <sub>PZL</sub> (E) t <sub>PZH</sub> (E)	Delay from E (LOW) to Active Outpool (HIGH or LOW)	and open for t <sub>PZH</sub>	22					ns
t <sub>PLZ</sub> (CP) t <sub>PHZ</sub> (CP)	Delay from E (HIGH) to Inactive Output (OFF or High Impedance)	C <sub>L</sub> = 5pF (Note 1) S <sub>1</sub> closed for t <sub>PL7</sub>	22					ns
t <sub>PLZ</sub> (E) t <sub>PHZ</sub> (E)	Delay from E (HIGH to Inactive Output (OFF or High Impedance)	and open for tpHZ	22					пз

Notes: 1. t<sub>PHZ</sub> and t<sub>PLZ</sub> are measured to the V<sub>OH</sub> - 0.5V and V<sub>OL</sub> + 0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.





## **PROGRAMMING**

The Am27S25 is manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory cutput after the E input is at a logic HIGH. Current is gated through the addressed fuse by raising the E input from a logic HIGH to 15 volts. After 50 µsec. the 20 volt supply is removed, the chip is enabled and the CP input is clocked. Each data verification attempt must be preceded by a positive going (LOW-to-HIGH) clock edge to load the array data into the on-chip register. The output level is then sensed to determine if the link has opened. Most links will open within 50 µsec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec. further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the

current drops to approximately 40mA. Current into the  $\overline{E}$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by clocking and reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


## PROGRAMMING PARAMETERS

Parameter	Description	Min	Max	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	٧
VIHP	Input HIGH Level During Programming	2.4	5.5	٧
VILP	Input LOW Level During Programming	0.0	0.45	٧
VENP	E Voltage During Programming	14.5	15.5	٧
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	٧
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	٧
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>EN</sub> )/dt	Rate of E Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μsec
t <sub>p</sub>	Programming Period - Subsequent Attempts	5.0	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
  - 2. Delays t1 through t6 must be greater than 100 ns; maximum delays of 1 µsec are recommended to minimize heating during programming.
  - During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
  - 4. Outputs not being programmed are connected to Vone through resistor R which provides output current limiting.
  - 5. PS and CLR must be connected to VIHP during programming.

# PROGRAMMING WAVEFORMS ADDRESS STABLE VIHP VILP VENP VILP VILP VOD VILP VILP VOD VERSY VOD VERSY VILP VOD VERSY VILP VILP

## SIMPLIFIED PROGRAMMING DIAGRAM



## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic

programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 Issaquah, Wash. 98027 Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Monterey, Ca. 93940

AMD GENERIC BIPOLAR

909-1286-1

715-1617

M900 and M920 PM9058

PROM PERSONALITY BOARD

ADAPTERS AND CONFIGURATOR PA24-16 and 512 x 8 (L)

## OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 512 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - b. The letter "B", indicating the beginning of the data word.
  - c. A sequence of eight Ps or Ns, starting with output Q7.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.


A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word. the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


## TYPICAL PAPER TAPE FORMAT

øøø	BPNPPNNNPF	word zero (R) (L)				
	BPPPPPPNNF	COMMENT FIELD (R) (L)				
øø2	BNNNPPPPNF	ANY (R) (L)				
	BNNNNNNNF	TEXT (R) (L)				
ØØ4	BPNNNNNNPF	CAN (R) (L)				
	BNPPNPPNNF	GO (R) (L)				
øø6	BPNNPPPNNF	HERE (R) (L)				
•	* * * * * * * * * * * * * * * * * * * *					
511	BNNNNPPPNF	end (R) (L)				
R = CARRIAGE RETURN						
(L)= LINE FEED						

## **RESULTING DEVICE TRUTH TABLE** (Ē AND Ēs LOW, PS AND CLR HIGH)




## **ASCII PAPER TAPE**



# APPLYING THE Am27S25 IN BIPOLAR MICROCOMPUTERS

With the advent of the Am2901 and Am2903 4-bit microprocessor slices, the Am2910 bipolar microprogram sequencer and the Am27S25 registered PROM, the design engineer can upgrade the performance of existing systems or implement new systems taking advantage of the latest state-of-the-art technology in Low-Power Schottky integrated circuits. These devices, however, utilize a new concept in machine design not familiar to many design engineers. This technique is called microprogramming.

Basically, a microprogrammed machine is one in which a coherent sequence of microinstructions is used to execute various commands required by the machine. If the machine is a computer, each sequence of microinstructions can be made to execute a machine instruction. All of the little elemental tasks performed by the machine in executing the machine instruction are called microinstructions. The storage area for these microinstructions is usually called the microprogram memory.



igure 1. A Typical Computer Control Onit Using the Am27525

# APPLYING THE Am27S25 IN BIPOLAR MICROCOMPUTERS (Cont.)

A microinstruction usually has two primary parts. These are: (1) the definition and control of all elemental micro-operations to be carried out and (2) the definition and control of the address of the next microinstruction to be executed.

The definition of the various micro-operations to be carried out usually includes such things as ALU source operand selection, ALU function, ALU destination, carry control, shift control, interrupt control, data-in and data-out control, and so forth. The definition of the next microinstruction function usually includes identifying the source selection of the next microinstruction address and, in some cases, supplying the actual value of that microinstruction address.

Microprogrammed machines are usually distinquished from non-microprogrammed machines in the following manner. Older, non-microprogrammed machines implemented the control function by using combinations of gates and flip-flops connected in a somewhat random fashion in order to generate the required timing and control signals for the machine. Microprogrammed machines, on the other hand, are normally considered highly ordered, particularly with regard to the control function field, and use high speed PROMs for control definition. In its simplest definition, a microprogram control unit consists of the microprogram memory and the structure required to determine the address of the next microinstruction.

The microprogram memory control unit block diagram of Figure 1 is easily implemented using the Am2910 and the Am27S25 registered PROMs. This architecture provides a structured state machine design capable of executing many highly sophisticated next address control instructions. The Am2910 contains a next address multiplexer that provides four different inputs from which the address of the next microinstruction can be selected. These are the direct input (D), the register input (R), the program counter (PC), and file (F). The starting address decoder (mapping PROM) output and the Am27S25's pipeline register output are connected together at the D input to the Am2910 and are operated in the three-state mode.

The architecture of Figure 1 shows an instruction register capable of being loaded with a machine instruction word from the data bus. The op code portion of the instruction is decoded using a mapping PROM to arrive at a starting address for the microinstruction sequence required to execute the machine instruction. When the microprogram memory address is to be the first microinstruction of the machine instruction sequence, the Am2910 next address control selects the multiplexer D input and enables the three-state output from the mapping PROM. When the current microinstruction being executed is selecting the next microinstruction address as a JUMP function, the JUMP address will be available at the multiplexer D input. This is accomplished by having the Am2910 select the next address multiplexer D input and also enabling the three-state output of the pipeline register branch address field. The register enable input to the Am2910 can be grounded so that this register will load the value at the Am2910 D input. The value at D is clocked into the Am2910's register (R) at the end of the current microcycle, which makes the D value of this microcycle available as the R value of the next microcycle. Thus, by using the branch address field of two sequential microinstructions, a conditional JUMP-TO-ONE-OF-TWO-SUBROUTINES or a conditional JUMP-TO-ONE-OF-TWO-BRANCH-ADDRESSES can be executed by either selecting the D input or the R input of the next address multiplexer.

When sequencing through continuous microinstructions in the Am27S25 microprogram memory, the program counter in the Am2910 is used. Here, the control logic simply selects the PC input of the next address multiplexer. In addition, most of these instructions enable the three-state outputs of the Am27S25 pipeline register associated with the branch address field, which allows the register within the Am2910 to be loaded. The 5 x 12 stack in the Am2910 is used for looping and subroutining in microprogram operations. Up to five levels of subroutines or loops can be nested. Also, loops and subroutines can be intermixed as long as the five word depth of the stack is not exceeded.

The Am27S25 contains a PRESET (PS) and a CLEAR (CLR) function that is useful for power-up operations and other initialization functions. These signals can also be used to provide "trap" jumps to the all zeros or ones addresses in microprogram memory.

The expansion scheme for increasing the depth of Am27S25 is shown in Figure 2. Note that no speed degradation results when devices are cascaded. This is because the decode of the Am74S139 is in parallel with the PROM access time.

In order to provide an overall view of a typical Am2900 Bipolar Microprocessor, the block diagram of Figure 3 is presented. Here, the computer control unit (CCU) using the Am2910 and Am27S25 registered PROMs is depicted. In addition, the typical connection scheme for the Am2903 Bipolar Microprocessor slices is shown. The four Am2903 devices in the block diagram form a typical 16-bit architecture. Also shown in Figure 3 is the general connection for the Am2914 Priority Interrupt Controller and the Am2920 as a Memory Address Register.

The block diagram also shows the Am2917 as the bus interface unit. Note that the Am2917 can interface directly with a data bus and the drive levels and receive levels are such that the instruction register can be built using standard Low-Power Schottky devices. This is possible because the receiver threshold on the Am2917 is designed identically to the thresholds on standard power Schottky and the Low-Power Schottky devices.







Figure 2. Word Expansion Scheme for the Am27S25.



## USING THE Am27S25 IN A PIPELINED ARCHITECTURE






A Register at the Microprogram Memory output contains the microinstruction being executed. The microprogram memory and Am2903 delay are in series. Conditional branches are executed on same cycle as the ALU operation generating the condition.

One level pipeline provides better speed than the architecture to the left. The Microprogram Memory and the Am2903 array are in parallel speed paths instead of in series. This is the recommended architecture for Am2900 designs. Note that the Am27S25 reduces the parts count of the microprogram memory/pipeline by a factor of two.

# PHYSICAL DIMENSIONS Dual In-Line 24-Pin Slim Cerdip



## ORDERING INFORMATION

plV	Package Type	Temperature Range	Order Number
i F		Three-State Outputs	
	Hermetic DIP	0 to 75°C	AM27S25DC
	Hermetic DIP	-55 to +125°C	AM27S25DM

# Am27S26 • Am27S27

4096-Bit Generic Series Bipolar PROM

## **DISTINCTIVE CHARACTERISTICS**

- On chip edge triggered registers Ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Predetermined OFF outputs on power-up
- Fast 50ns address setup and 20ns clock to output times
- Excellent performance over the military range
- Performance pretested with N<sup>2</sup> patterns
- Space saving 22 pin package
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming vield
- Low current PNP inputs
- High current open collector and three-state outputs
- Common Generic PROM Series characteristics and programming procedures

## **BLOCK DIAGRAM** COLUMN TEST RAIL As O 64 x 64 PROGRAMMABLE 텶 ARRAY 1 OF 66 ROW DECODER A3 O 40 TEST WORD 0 As O TEST WORD 1 1 OF 8 COLUMN Es O 8-BIT EDGE TRIGGERED REGISTER E O BPM-036

## **FUNCTIONAL DESCRIPTION**


The Am27S26 and Am27S27 are electrically programmable Schottky TTL read only memories incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 512 word by 8 bit organization and are available in both the open collector Am27S26 and three-state Am27S27 output versions. Designed to optimize system performance, these devices also substantially reduce the cost of pipelined microprogrammed system and other designs wherein accessed PROM data is temporarily stored in a register. The Am27S26 and Am27S27 also offer maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.

When  $V_{CC}$  power is first applied, the synchronous enable ( $\overline{E}_{S}$ ) flip-flop will be in the set condition causing the outputs, Q<sub>0</sub>-Q<sub>7</sub>, to be in the OFF or high impedance state, eliminating the need for a register clear input. Reading data is accomplished by first applying the binary word address to the address inputs, An-An, and a logic LOW to the synchronous output enable, Es. During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock. CP, data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable. E. is also LOW, stored data will appear on the outputs,  $Q_0$ - $Q_7$ . If  $\vec{E}_S$  is HIGH when the positive clock edge occurs, outputs go to the OFF or high impedance state. The outputs may be disabled at any time by switching E to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes do not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip, edge triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

CONNECTION DIAGRAM

# LOGIC SYMBOL 19 20 21 1 2 3 4 5 6 A<sub>0</sub> A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> A<sub>4</sub> A<sub>5</sub> A<sub>6</sub> A<sub>7</sub> A<sub>8</sub> E 17 — O 18 — C CP 4x REGISTERED PROM Q<sub>0</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub> Q<sub>6</sub> Q<sub>7</sub> Q<sub>7</sub> 8 9 10 12 13 14 15 CP 4 Pin 22 GND = Pin 11



Note: Pin 1 is marked for orientation.

## **GENERIC SERIES CHARACTERISTICS**

The Am27S26 and Am27S27 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated blas network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 22 to Pin 11) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

## **OPERATING RANGE**

i	COM'L	AM27S26XC, AM27S27XC	$T_A = 0^{\circ}C \text{ to } +75^{\circ}C$	V <sub>CC</sub> = 5.0V ±5%
	MIL	AM27S26XM, AM27S27XM	$T_C = -55^{\circ}C \text{ to } +125^{\circ}C$	V <sub>CC</sub> = 5.0V ±10%

# ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	Description	Tes	t Condition	18	Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Am27S27 only)	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.38	0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed i		.ow			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V			-0.010	-0.250	mA	
l <sub>ін</sub>	Input HIGH Current	V <sub>CC</sub> = MAX	, V <sub>IN</sub> = 2.7\	'			25	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				1.0	mA	
I <sub>SC</sub> (Am27S27 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX.	, V <sub>OUT</sub> = 0.	OV (Note 2)	-20	-40	-90	mA
lcc	Power Supply Current	All inputs = GND V <sub>CC</sub> = MAX.				130	185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN.,	I <sub>IN.</sub> = -18m	Α			-1.2	Volts
				V <sub>O</sub> = 4.5V			100	
ICEX	Output Leakage Current	V <sub>CC</sub> = MAX. VE = 2.4V	Am27S27	V <sub>O</sub> = 2.4V			40	μА
		VC - 2.4V	Only	V <sub>O</sub> = 0.4V			-40	
CiN	Input Capacitance	V <sub>IN</sub> = 2.0V (	@f=1MHz	(Note 3)		5		
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0\	/ @ f = 1MH	z (Note 3)		12		pF

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

- 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 3. These parameters are not 100% tested, but are periodically sampled.


## Am26S26 • Am27S27

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

_			Typ 5V		M'L		IL	
Parameter	Description	Test Conditions	25°C	Min	Max	Min	Max	Units
t <sub>s</sub> (A)	Address to CP (HIGH) Setup Time	-	40	55		65		ns
t <sub>H</sub> (A)	Address to CP (HIGH) Hold Time	1	-15	0		0		ns
t <sub>PHL</sub> (CP) t <sub>PLH</sub> (CP)	Delay from CP (HIGH) to Output (HIGH or LOW)	C <sub>L</sub> = 30pF S <sub>1</sub> closed.	15		27		30	ns
t <sub>WH</sub> (CP) t <sub>WL</sub> (CP)	CP Width (HIGH or LOW)	(See AC Test Load below)	10	30		40		ns
t <sub>S</sub> (E <sub>S</sub> )	Es to CP (HIGH) Setup Time	1	10	25	-	30		ns
t <sub>H</sub> (E <sub>S</sub> )	Es to CP (HIGH) Hold Time	]	-10	0		0		ns
t <sub>PZL</sub> (CP) t <sub>PZH</sub> (CP)	Delay from CP (HIGH) to Active Output (HIGH or LOW) (Note 1)	C <sub>L</sub> = 30pF S <sub>1</sub> closed for t <sub>PZL</sub>	15		35		45	ns
t <sub>PZL</sub> (Ē) t <sub>PZH</sub> (Ē)	Delay from E (LOW) to Active Output (HIGH or LOW) (Note 1)	and open for tpzh	15		40		45	ns
t <sub>PLZ</sub> (CP) t <sub>PHZ</sub> (CP)	Delay from CP (HIGH) to Inactive Output (OFF or High Impedance) (Note 1)	C <sub>L</sub> = 5pF (Note 2) S <sub>1</sub> closed for t <sub>PLZ</sub>	15		35		45	ns
t <sub>PLZ</sub> (Ē) t <sub>PHZ</sub> (Ē)	Delay from E (HIGH) to Inactive Output (OFF or High Impedance) (Note 1)	and open for tpHZ	10		30		40	ns

Notes: 1. tpHZ and tpZH apply to the three-state Am27S27 only.

- tpHZ and tpLZ are measured to the V<sub>OH</sub> 0.5V and V<sub>OL</sub> + 0.5V output levels respectively. All other switching parameters are tested from and to the 1.5V threshold levels.
- 3. Tests are performed with input 10% to 90% rise and fall times of 5ns or less.



## **PROGRAMMING**

The Am27S26 and Am27S27 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory output after the E input is at a logic HIGH. Current is gated through the addressed fuse by raising the E input from a logic HIGH to 15 volts. After 50 µsec, the 20 volt supply is removed, the chip is enabled and the CP input is clocked. Each data verification attempt must be preceded by a positive going (LOW-to-HIGH) clock edge to load the array data into the on-chip register. The output level is then sensed to determine if the link has opened. Most links will open within 50 µsec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the

current drops to approximately 40mA. Current into the  $\overline{E}$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by clocking and reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## PROGRAMMING PARAMETERS


Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	V
VIHP	Input HIGH Level During Programming	2.4	5.5	V
VILP	Input LOW Level During Programming	0.0	0.45	٧
V <sub>ENP</sub>	E Voltage During Programming	14.5	15.5	V
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	V
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	v
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>EN</sub> )/dt	Rate of E Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μsec
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- 2. Delays t1 through t6 must be greater than 100 ns; maximum delays of 1 µsec are recommended to minimize heating during programming.
- During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS STABLE VILP VILP

## SIMPLIFIED PROGRAMMING DIAGRAM



RPM-042

54

## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs: individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308

Pro-Log Corp. 2411 Garden Road

PROGRAMMER MODEL(S)

Issaguah, Wash. 98027 Model 5, 7 and 9

Monterey, Ca. 93940 M900 and M920

AMD GENERIC BIPOLAR

909-1286-1

PROM PERSONALITY BOARD

PMONER

Am27S26 • Am27S27 ADAPTERS AND CONFIGURATOR

715-1412-2

PA22-4 and 512 x 8 (L)

## **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 512 words, starting with word 0, in the
  - a. Any characters, including carriage return and line feed, except "B".
  - b. The letter "B", indicating the beginning of the data word.
  - c. A sequence of eight Ps or Ns, starting with output Q7.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word. the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

## TYPICAL PAPER TAPE FORMAT

BPNPPNNNPF øøø WORD ZERO (R) (L) **BPPPPPPNNF** COMMENT FIELD (R) (L) ØØ2 BNNNPPPPNF any (R) (L) BNNNNNNNN TEXT (R) (L) CAN (R) (L) ØØ4 **BPNNNNNNPF** GO (R) (L) BNPPNPPNNF ØØ6 BPNNPPPNNF HERE (R) (L BNNNNPPPNF END (R) (L)


RESULTING DEVICE TRUTH TABLE ( $\vec{\mathbf{E}}$  AND  $\vec{\mathbf{E}}_S$  LOW)

Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 A7 A6 A5 A4 A3 A2 A1 A0 L L L н н н н н н н н н L н L L н н н н L L L L L L н н L L L L L L L L L н н н н н н н н

(R) = CARRIAGE RETURN

(L)= LINE FEED

## **ASCII PAPER TAPE**



# APPLYING THE Am27S26 AND Am27S27 IN BIPOLAR MICROCOMPUTERS

With the advent of the Am2901 and Am2903 4-bit microprocessor slices, the Am2910 bipolar microprogram sequencer and the Am27S26/27 registered PROM, the design engineer can upgrade the performance of existing systems or implement new systems taking advantage of the latest state-of-the-art tech-

nology in Low-Power Schottky integrated circuits. These devices, however, utilize a new concept in machine design not familiar to many design engineers. This technique is called microprogramming.




Fig. 1. A Typical Computer Control Unit using the Am27S26/27.

# APPLYING THE Am27S26 and Am27S27 IN BIPOLAR MICROCOMPUTERS (Cont.)

Basically, a microprogrammed machine is one in which a coherent sequence of microinstructions is used to execute various commands required by the machine. If the machine is a computer, each sequence of microinstructions can be made to execute a machine instruction. All of the little elemental tasks performed by the machine in executing the machine instruction are called microinstructions. The storage area for these microinstructions is usually called the microprogram memory.

A microinstruction usually has two primary parts. These are: (1) the definition and control of all elemental micro-operations to be carried out and (2) the definition and control of the address of the next microinstruction to be executed.

The definition of the various micro-operations to be carried out usually includes such things as ALU source operand selection, ALU function, ALU destination, carry control, shift control, interrupt control, data-in and data-out control, and so forth. The definition of the next microinstruction function usually includes identifying the source selection of the next microinstruction address and, in some cases, supplying the actual value of that microinstruction address.

Microprogrammed machines are usually distinquished from non-microprogrammed machines in the following manner. Older, non-microprogrammed machines implemented the control function by using combinations of gates and flip-flops connected in a somewhat random fashion in order to generate the required timing and control signals for the machine. Microprogrammed machines, on the other hand, are normally considered highly ordered, particularly with regard to the control function field, and use high speed PROMs for control definition. In its simplest definition, a microprogram control unit consists of the microprogram memory and the structure required to determine the address of the next microinstruction

The microprogram memory control unit block diagram of Figure 1 is easily implemented using the Am2910 and the Am27S26/27 registered PROM's. This architecture provides a structured state machine design capable of executing many highly sophisticated next address control instructions. The Am2910 contains a next address multiplexer that provides four different inputs from which the address of the next microinstruction can be selected. These are the direct input (D), the register input (R), the program counter (PC), and the file (F). The starting address decoder (mapping PROM) output and the Am27S26/27's pipeline register output are connected together at the D input to the Am2910 and are operated in the three-state mode.

The architecture of Figure 1 shows an instruction register capable of being loaded with a machine instruction word from the data bus. The op code portion of the instruction is decoded using a mapping PROM to arrive at a starting address for the microinstruction sequence required to execute the machine instruction. When the microprogram memory address is to be the first microinstruction of the machine instruction sequence, the Am2910 next address control selects the multiplexer D input and enables the three-state output from the mapping PROM. When the current microinstruction being executed is selecting the next microinstruction address as a JUMP function, the JUMP address will be available at the multiplexer D input. This is accomplished by having the Am2910 select the next address multiplexer D input and also enabling the three-state output of the pipeline register branch address field. The register enable input to the Am2910 can be grounded so that this register will load the value at the Am2910 D input. The value at D is clocked into the Am2910's register (R) at the end of the current microcycle, which makes the D value of this microcycle available as the R value of the next microcycle. Thus, by using the branch address field of two sequential microinstructions, a conditional JUMP-TO-ONE-OF-TWO-SUBROUTINES or a conditional JUMP-TO-ONE-OF-TWO-BRANCH-ADDRESSES can be executed by either selecting the D input or the R input of the next address multiplexer.

When sequencing through continuous microinstructions in the Am27S26/27 microprogram memory, the program counter in the Am2910 is used. Here, the control logic simply selects the PC input of the next address multiplexer. In addition, most of these instructions enable the three-state outputs of the Am27S26/27 pipeline register associated with the branch address field, which allows the register within the Am2910 to be loaded. The 5 x 12 stack in the Am2910 is used for looping and subroutining in microprogram operations. Up to five levels of subroutines or loops can be nested. Also, loops and subroutines can be intermixed as long as the five word depth of the stack is not exceeded.

The expansion scheme for increasing the depth of Am27S26/27's is shown in Figure 2. Note that no speed degradation results when devices are cascaded. This is because the decode of the Am74S139 is in parallel with the PROM access time.

In order to provide an overall view of a typical Am2900 Bipolar Microprocessor, the block diagram of Figure 3 is presented. Here, the computer control unit (CCU) using the Am2910 and Am27S26/27 registered PROM's is depicted. In addition, the typical connection scheme for the Am2903 Bipolar Microprocessor slices is shown. The four Am2903 devices in the block diagram form a typical 16-bit architecture. Also shown in Figure 3 is the general connection for the Am2914 Priority Interrupt Controller and the Am2920 as a Memory Address Register.

The block diagram also shows the Am2917 as the bus interface unit. Note that the Am2917 can interface directly with a data bus and the drive levels and receive levels are such that the instruction register can be built using standard Low-Power Schottky devices. This is possible because the receiver threshold on the Am2917 is designed identically to the thresholds on standard power Schottky and the Low-Power Schottky devices.






Fig. 2. Word Expansion Scheme for the Am27S26 and Am27S27.



# USING THE Am27S26/27 IN A PIPELINED ARCHITECTURE



MUX

CC

Am2910

CLOCK

A+1

Am27926/27

MICROPROGRAM

MEMORY

I (A+1)

PIPELINE

REGISTER

S(A-1)

A Register at the Microprogram Memory output contains the microinstruction being executed. The microprogram memory and Am2903 delay are in series. Conditional branches are executed on same cycle as the ALU operation generating the condition.


One level pipeline provides better speed than the architecture to the left. The Microprogram Memory and the Am2903 array are in parallel speed paths instead of in series. This is the recommended architecture for Am2900 designs. Note that the Am27S26/27 reduces the parts count of the microprogram memory/pipeline by a factor of two.

BPM-048

# BPM-047

PHYSICAL DIMENSIONS
Dual In-Line

## 22-Pin Hermetic



## ORDERING INFORMATION

Package Type	Temperature Range	Order Number
	Open Collectors	
Hermetic DIP	0°C to +75°C	AM27S26DC
Hermetic DIP	-55°C to +125°C	AM27S26DM
	Three-State Outputs	
Hermetic DIP	0°C to +75°C	AM27S27DC
Hermetic DIP	-55°C to +125°C	AM27S27DM

# Am27S28 • Am27S29

4096-Bit Generic Series Bipolar PROM

## **DISTINCTIVE CHARACTERISTICS**

- High Speed 55ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- · High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

## **GENERIC SERIES CHARACTERISTICS**

The Am27S28 and Am27S29 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test rows are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


## **ORDERING INFORMATION**

Package Type	Temperature Range	Order Number	
	Open Collectors		
Hermetic DIP	0°C to +75°C	AM27S28DC	
Hermetic DIP	-55°C to +125°C	AM27S28DN	
	Three-State Outputs	<u> </u>	
Hermetic DIP	0°C to +75°C	AM27S29DC	
	-55°C to +125°C	AM27S29DM	


## **FUNCTIONAL DESCRIPTION**

The Am27S28 and Am27S29 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 x 8 configuration, they are available in both open collector Am27S28 and three-state Am27S29 output versions. After programming, stored information is read on outputs  $O_0$ - $O_7$  by applying unique binary addresses to  $A_0$ - $A_8$  and holding the chip select input,  $\overline{\text{CS}}$ , at a logic LOW. If the chip select input goes to a logic HIGH,  $O_0$ - $O_7$  go to the off or high impedance state.


## **BLOCK DIAGRAM**



BPM-083



CONNECTION DIAGRAM
Top View



BPM-085

## Am27S28 • Am27S29

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

## **OPERATING RANGE**

CO	M'L	Am27S28XC, Am27S29XC	T <sub>A</sub> = 0°C to +75°C	V <sub>CC</sub> = 5.0V ±5%
MIL	•	Am27S28XM, Am27S29XM	T <sub>A</sub> = -55°C to +125°C	$V_{CC} = 5.0V \pm 10\%$

# ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	Description	Tes	st Condition	s	Min.	Typ. (Note 1)	Max.	Units
VOH (Am27S29 only)	Output HIGH Voltage	VIN = VII	N., I <sub>OH</sub> = -2 I or V <sub>IL</sub>	.0mA	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MI	N., IOL = 16r 1 or VIL	nA			0.50	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MA	X., VIN = 0.	45V		-0.010	-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MA	X., V <sub>IN</sub> = 2.	7V			25	μА
11	Input HIGH Current	V <sub>CC</sub> = MA	X., VIN = 5.	5V			1.0	mA
I <sub>SC</sub> (Am27S29 only)	Output Short Circuit Current	V <sub>CC</sub> = MA	X., V <sub>OUT</sub> =	0.0V (Note 2)	-20	-40	-90	mA
Icc	Power Supply Current	All inputs V <sub>CC</sub> ≃ MA				105	160	mA
ν <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MI	N., I <sub>IN</sub> = -18	mA			-1.2	Volts
				Vo = 4.5V			40	
ICEX	Output Leakage Current	V <sub>CC</sub> = MAX. V <sub>CS</sub> = 2.4V	Am27S29	Vo = 2.4V			40	μА
	VC	VCS = 2.4V only	only	V <sub>O</sub> = 0.4V		1	-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0	V@f=1MH	z (Note 3)		4		
C <sub>OUT</sub>	Output Capacitance	VOUT = 2	2.0V @ f = 1 N	1Hz (Note 3)		8		pF

Notes: 1. Typical limits are at  $V_{CC} = 5.0 \, \text{V}$  and  $T_A = 25^{\circ} \, \text{C}$ .

<sup>2.</sup> Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.


<sup>3.</sup> These parameters are not 100% tested, but periodically sampled.

<b>SWITCHING CHARACTERISTICS OVER OPERATING RANGE</b>

•	PRELIMINARY DATA		Typ	M	ļ	
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
t <sub>AA</sub>	Address Access Time		35	55	70	ns
tEA	Enable Access Time	AC Test Load (See Notes 1-3)	15	25	30	ns
ten	Enable Recovery Time	(000 110100 1 0)	15	25	30	ns

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L = 30pF$ .

- For open collector outputs, t<sub>EA</sub> and t<sub>EB</sub> are tested with S<sub>1</sub> closed to the 1.5V output level. C<sub>L</sub> = 30pF.
   For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>EB</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



## **PROGRAMMING**

The Am27S28 and Am27S29 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory output after the CS input is at a logic HIGH. Current is gated through the addressed fuse by raising the CS input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip is enabled and the output level is sensed to determine if the link has opened. Most links will open within 50 µsec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{\text{CS}}$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{\rm CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## **PROGRAMMING PARAMETERS**

Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0.0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>EN</sub> )/dt	Rate of CS Voltage Change	100	1000	v/μsec
•	Programming Period - First Attempt	50	100	μsec
<sup>l</sup> p	Programming Period - Subsequent Attempts	5.0	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
  - Delays t<sub>1</sub> through t<sub>4</sub> must be greater than 100ns; maximum delays of 1μsec are recommended to minimize heating during programming.
  - 3. During ty, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
  - 4. Outputs not being programmed are connected to V<sub>ONP</sub> through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS SELECTED ADDRESS STABLE VIHP VILP VCSP EMABLE PROGRAMMED OUTPUT PROGRAMMED PROGRAMMING CYCLE SPM-088

# SIMPLIFIED PROGRAMMING DIAGRAM VCCP A0-A4 Am27828 O7 O7 VOP EPM-088

## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs: individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Roy 308

Pro-Log Corp. 2411 Garden Road Monterey, Ca. 93940

PROGRAMMER MODEL(S)

Model 5, 7 and 9

M900 and M920

AMD GENERIC BIPOLAR

PROM PERSONALITY BOARD

909-1286-1

Issaguah, Wash, 98027

PMONSE

Am27S28 • Am27S29 ADAPTERS AND

CONFIGURATOR

715-1413

PA20-4 and 512 x 8 (L)

## **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- A leader of at least 25 rubouts.
- 2. The data patterns for all 512 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - b. The letter "B", indicating the beginning of the data word
  - c. A sequence of eight Ps or Ns, starting with output O<sub>7</sub>.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".


3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.


A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

## TYPICAL PAPER TAPE FORMAT




## RESULTING DEVICE TRUTH TABLE (CS LOW)



BPM-017

## **ASCII PAPER TAPE**



# Am27S30 • Am27S31

4096-Bit Generic Series Bipolar PROM

## **DISTINCTIVE CHARACTERISTICS**

- High Speed 55 ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- · Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

## **GENERIC SERIES CHARACTERISTICS**

The Am27S30 and Am27S31 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test rows are preprogrammed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


## **ORDERING INFORMATION**

Package Type	Temperature Range	Order Number
	Open Collectors	
Hermetic DIP	0°C to +75°C	AM27S30DC
Hermetic DIP	-55°C to +125°C	Am27S30DM
	Three-State Outputs	
Hermetic DIP	0°C to +75°C	AM27S31DC
Hermetic DIP	-55°C to +125°C	AM27S31DM


## FUNCTIONAL DESCRIPTION

The Am27S30 and Am27S31 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 512 x 8 configuration, they are available in both open collector Am27S30 and three-state Am27S31 output versions. After programming, stored information is read on outputs  $O_0\text{-}O_7$  by applying unique binary addresses to  $A_0\text{-}A_8$  and holding  $\overline{CS}_1$  and  $\overline{CS}_2$  LOW and CS3 and CS4 HIGH. All other valid input conditions on  $\overline{CS}_1$ ,  $\overline{CS}_2$ ,  $\overline{CS}_3$  and CS4 place  $O_0\text{-}O_7$  into the OFF or high impedance state.






## LOGIC SYMBOL



BPM-115

BPM-116

# CONNECTION DIAGRAM Top View



## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to, +5mA

## **OPERATING RANGE**

COM'L	Am27S30XC, Am27S31XC	T <sub>A</sub> = 0°C to +75°C	V <sub>CC</sub> = 5.0V ±5%
MIL	Am27S30XM, Am27S31XM	T <sub>A</sub> = -55°C to +125°C	V <sub>CC</sub> = 5.0V ±10%

# ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	Description	Tes	t Condition	s	Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Am27S31 only)	Output HIGH Voltage	V <sub>CC</sub> = MI	N., I <sub>OH</sub> = -2.	.0mA	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.50	Volts	
V <sub>1H</sub>	Input HIGH Level	Guarantee voltage for	d input logica all inputs	I HIGH	2.0			Volts
VIL	Input LOW Level	Guarantee voltage for	d input logica all inputs	LOW			0.8	Volts
IIL	Input LOW Current	V <sub>CC</sub> = MA	X., V <sub>IN</sub> = 0.4	45V		-0.010	-0.250	mA
¹ін	Input HIGH Current	V <sub>CC</sub> = MA	X., VIN = 2.7	7 V			25	μА
t <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MA	.X., V <sub>IN</sub> = 5.5	5V			1.0	mA
I <sub>SC</sub> (Am27S31 only)	Output Short Circuit Current	V <sub>CC</sub> = MA	.X., V <sub>OUT</sub> =	0.0V (Note 2)	-20	· <b>-40</b>	-90	mA
Icc	Power Supply Current	All inputs				115	175	mA
VI	Input Clamp Voltage	V <sub>CC</sub> = MI	N., I <sub>IN</sub> = -18	mA			-1.2	Volts
			<u> </u>	Vo = 4.5V			40	
ICEX	Output Leakage Current VCC = MA> VCS1 = 2.4	V <sub>CC</sub> = MAX	Am27S31	V <sub>O</sub> = 2.4V			40	μΑ
•		VCS1 = 2.4V	only	V <sub>O</sub> = 0.4V			-40	
CIN	Input Capacitance	V <sub>IN</sub> = 2.0	V@f≖1MH	z (Note 3)		4		
COUT	Output Capacitance	V <sub>OUT</sub> = 2	V <sub>OUT</sub> = 2.0V @ f = 1 MHz (Note 3)			8		ρF

Notes: 1. Typical limits are at  $V_{CC} = 5.0 \, \text{V}$  and  $T_{A} = 25 \, ^{\circ} \text{C}$ .

<sup>2.</sup> Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.


<sup>3.</sup> These parameters are not 100% tested, but periodically sampled.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	Ma	ЭX	
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
t <sub>AA</sub>	Address Access Time		35	55	70	ns
teA	Enable Access Time	AC Test Load (See Notes 1-3)	15	. 25	30	ns
ten	Enable Recovery Time	(000 110103 1-0)	15	25	30	ns

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L$  = 30pF.

- 2. For open collector outputs, teA and teR are tested with S1 closed to the 1.5V output level. CL = 30pF.
- For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



## **PROGRAMMING**

The Am27S30 and Am27S31 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory output after the CS<sub>1</sub> input is at a logic HIGH. Current is gated through the addressed fuse by raising the CS<sub>1</sub> input from a logic HIGH to 15 volts. After 50 usec, the 20 volt supply is removed, the chip is enabled and the output level is sensed to determine if the link has opened. Most links will open within 50 µsec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{\text{CS}}_1$  pln when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{\rm CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


## PROGRAMMING PARAMETERS -

Parameter	Description	Min.	Max.	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
V <sub>ILP</sub>	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS₁ Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0.0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec
d(V <sub>EN</sub> )/dt	Rate of CS <sub>1</sub> Voltage Change	100	1000	v/µsec
	Programming Period - First Attempt	50	100	μsec
<sup>l</sup> p	Programming Period - Subsequent Attempts	5.0	15	msec

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- Delays t<sub>1</sub> through t<sub>4</sub> must be greater than 100ns; maximum delays of 1μsec are recommended to minimize heating during programming.
- 3. During ty, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS SELECTED ADDRESS STABLE VIHP VILP VCSP ADDRESS STABLE VIHP VCSP VIHP VOP VIHP VOP PROGRAMMED OUTPUT PROGRAMMING CYCLE BPM-119



### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308

Pro-Log Corp.

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Issaquah, Wash. 98027

2411 Garden Road Monterey, Ca. 93940

AMD GENERIC BIPOLAR

M900 and M920

PROM PERSONALITY BOARD

909-1286-1

PM9058

Am27S30 • Am27S31 ADAPTERS AND CONFIGURATOR

715-1545

PA24-13 and 512 x 8 (L)

### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 512 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - b. The letter "B", indicating the beginning of the data
  - c. A sequence of eight Ps or Ns, starting with output O7.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".


3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

### TYPICAL PAPER TAPE FORMAT




### **RESULTING DEVICE TRUTH TABLE** (CS<sub>1</sub> AND CS<sub>2</sub> LOW, CS<sub>3</sub> AND CS<sub>4</sub> HIGH) O7 O6 O5 O4 O3 O2 O1 O0 A8 A7 A6 A5 A4 A3 A2 A1 A0 L L L L н L н н L н н н н н н н н н н L н н

BPM-017

### **ASCII PAPER TAPE** ASCO 'B' LEADER TRAILER WORD 'O WORD '1' . . . . . . . . . . . 00000 8 'P's OR 'N's 8 'P's OR 'N's OPTIONAL COMMENTS MAY BE INSERTED HERE

# PHYSICAL DIMENSIONS Dual-In-Line

### 24-Pin Hermetic



# Am27S32 • Am27S33

4096-Bit Generic Series Bipolar PROM

### **DISTINCTIVE CHARACTERISTICS**

- High Speed 55ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- · High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- · Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **GENERIC SERIES CHARACTERISTICS**

The Am27S32 and Am27S33 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliabilty. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
	Open Collectors	
Hermetic DIP	0°C to +75°C	AM27S32DC
Hermetic DIP	-55°C to +125°C	AM27S32DM
	Three-State Outputs	
Hermetic DIP	0°C to +75°C	AM27S33DC
Hermetic DIP	-55°C to 125°C	AM27S33DM


### **FUNCTIONAL DESCRIPTION**

The Am27S32 and Am27S33 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 1024 x 4 configuration, they are available in both open collector Am27S32 and three-state Am27S33 output versions. After programming, stored information is read on outputs O0-O3 by applying unique binary addresses to A0-A9 and holding the chip select inputs,  $\overline{\text{CS1}}$  and  $\overline{\text{CS2}}$ , LOW. If either chip select input goes to a logic HIGH, O0-O3 go to the off or high impedance state.






### LOGIC SYMBOL



# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

8PM-092

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 18 to Pin 9) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +VCC max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5V to +5.5V
DC Input Current	-30mA to +5mA

### **OPERATING RANGE**

COM'L	Am27S32XC, Am27S33XC	T <sub>A</sub> = 0°C to +75°C	VCC = 5.0V ±5%
MIL	Am27S32XM, Am27S33XM	T <sub>A</sub> = -55°C to +125°C	VCC = 5.0V ±10%

### **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** (Unless Otherwise Noted) PRELIMINARY DATA

Parameters	Description	Test	Condition	18	Min.	Typ. (Note 1)	Max.	Units
VOH (Am27S33 only)	Output HIGH Voltage		VCC = MIN., IOH = -2.0mA VIN = VIH or VIL		2.4			Volts
VOL	Output LOW Voltage	VCC = MIN., IOL = 16mA VIN = VIH or VIL					0.45	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts	
IIL	Input LOW Current	VCC = MAX., VIN = 0.45V			-0.020	-0.250	mA	
шн	Input HIGH Current	VCC = MAX., VIN = 2.7V				25	μΑ	
U	Input HIGH Current	VCC = MAX.,	VIN = 5.5\	'			1.0	mA
ISC (Am27S33 only)	Output Short Circuit Current	VCC = MAX.,	VOUT = 0	0V (Note 2)	-20	-40	-90	mA
ICC	Bauer Sunahi Currant	All inputs = GN	ID D	COM'L		105	140	
icc	Power Supply Current	VCC = MAX.		MIL		105	145	mA
VI	Input Clamp Voltage	VCC = MIN., II	N = -18m	A			-1.2	Volts
		V00 111V		VO = 4.5V			40	
ICEX	Output Leakage Current	VCC = MAX. VCS1 = 2.4V	Am27S3	VO = 2.4V			40	μА
			only	VO = 0.4V			-40	
CIN	Input Capacitance	VIN = 2.0V @	f = 1MHz	(Note 3)		5		ρF
COUT	Output Capacitance	VOUT = 2.0V	@ f = 1MH	z (Note 3)		12		PΡ

Notes: 1. Typical limits are at VCC = 5.0V and T<sub>A</sub> = 25°C.

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

<sup>3.</sup> These parameters are not 100% tested, but are periodically sampled.


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	Ma	ıx	
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
t <sub>AA</sub>	Address Access Time	407	38	55	70	ns
tea	Enable Access Time	AC Test Load (See Notes 1-3)	10	25	30	ns
ter	Enable Recovery Time		10	25	30	ns

Notes: 1. tAA is tested with switch S1 closed and CL = 30pF.

2. For open collector outputs, tEA and tER are tested with S1 closed to the 1.5V output level. CL = 30pF.

For three state outputs, tEA is tested with CL = 30pF to the 1.5V level; S1 is open for high impedance to HIGH tests and closed for high impedance
to LOW tests. tER is tested with CL = 5pF. HiGH to high impedance tests are made with S1 open to an output voltage of VOH - 0.5V; LOW to high
impedance tests are made with S1 closed to the VOL + 0.5V level.



### **PROGRAMMING**

The Am27S32 and Am27S33 are manufactured with conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{\mathrm{CS}}_1$  input is at a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{\mathrm{CS}}_1$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycle. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{CS}_1$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including VCC should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


### PROGRAMMING PARAMETERS

Parameter	Description	Min.	Max.	Units
VCCP	VCC During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
VILP	Input LOW Level During Programming	0.0	0.45	Volts
VCSP	CS₁ Voltage During Programming	14.5	15.5	Volts
VOP	Output Voltage During Programming	19.5	20.5	Volts
VONP	Voltage on Outputs. Not to be Programmed	0	VCCP+0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(VOP)/dt	Rate of Output Voltage Change	20	250	V/µsec
d(VCS)/dt	Rate of CS <sub>1</sub> Voltage Change	100	1000	V/µsec
tP	Programming Period - First Attempt	50	100	μѕес
"	Programming Period - Subsequent Attempts	5	15	msec

- Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e. not to the midpoints.
  - Delays t1, t2, t3 and t4 must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
  - 3. During tv, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
  - 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS STABLE VILP VCSP GSI ENABLE PROGRAMMED OUTPUT PROGRAMMING CYCLE PROGRAMMING CYCLE PROGRAMMING CYCLE

### SIMPLIFIED PROGRAMMING DIAGRAM



BPM-096

### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each base part type in the series.

SOURCE AND LOCATION

Data I/O Corp.

Pro-Log Corp.

P.O. Box 308 Issaguah, Wash. 98027 2411 Garden Road Monterey, Ca. 93940

PROGRAMMER MODEL(S)

Model 5, 7 and 9

M900 and M920

AMD GENERIC BIPOLAR

909-1286-1

715-1414

PM9058

PROM PERSONALITY BOARD

Am27S32 • Am27S33 ADAPTERS AND CONFIGURATOR

PA 18-6 and 1024 x 4 (L)

### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- The data patterns for all 1024 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - The letter "B", indicating the beginning of the data word.
  - c. A sequence of four Ps or Ns, starting with output O3.
  - d. The letter "F", indicating the finish of the data word.
  - Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the four Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


## TYPICAL PAPER TAPE FORMAT

øøø	BNNNPF	WORD ZERO (R) (L)
	BPPNNF	COMMENT FIELD (R) (L)
ØØ2	BPPPNF	any (R) (L)
• •	BNNNNF	TEXT (R) (L)
ØØ4	BNNNPF	CAN (R) (L)
	BPPNNF	GO (R) (L)
øø6	BPPNNF	HERE R L
	•••••	:
1024	BPPPNF	end R L

# RESULTING DEVICE TRUTH TABLE (CS1 and CS2 = LOW)

A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 03 02 01 00 L L L L L L н н н L L L L L 1 1 н н H L L L L L L L L L L L L L L н н L L L L L L н L H H Ł L н . L ı **нининини** 


### **ASCII PAPER TAPE**



BPM-097

### PHYSICAL DIMENSIONS Dual-In-Line

### 18-Pin Hermetic



# Am27S180 • Am27S181

8192-Bit Generic Series Bipolar PROM

### PRELIMINARY DATA

### **DISTINCTIVE CHARACTERISTICS**

- High Speed 60ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with N<sup>2</sup> patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **GENERIC SERIES CHARACTERISTICS**

The Am27S180 and Am27S181 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.


Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


### **ORDERING INFORMATION**


Package Type	•	
	Open Collectors	
Hermetic DIP	0°C to +75°C	AM27S180DC
Hermetic DIP	-55°C to +125°C	AM27S180DM
	Three-State Outputs	
Hermetic DIP	0°C to +75°C	AM27S181DC
Hermetic DIP	-55°C to +125°C	AM27S181DM

### **FUNCTIONAL DESCRIPTION**

The Am27S180 and Am27S181 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 1024 x 8 configuration, they are available in both open collector Am27S180 and three-state Am27S181 output versions. After programming, stored information is read on outputs  $O_0$ - $O_7$  by applying unique binary addresses to  $A_0$ - $A_9$  and enabling the chip  $(\overline{CS}_1, \overline{CS}_2,$  low and  $CS_3,$   $CS_4$  high). Changes of chip select input levels disables the outputs causing them to go to the off or high impedance state.







RPM-100

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65 to +150°C
Temperature (Ambient) Under Bias	−55 to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous	-0.5 to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5 to +5.5V
DC Input Current	-30 to +5mA

### **OPERATING RANGE**

COM'L	Am27S180XC, Am27S181XC	T <sub>A</sub> = 0 to 75°C	$V_{CC} = 5.0V \pm 5\%$
MIL	Am27S180XM, Am27S181XM	T <sub>C</sub> = -55 to +125°C	$V_{CC} = 5.0V \pm 10\%$

### **ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** (Unless Otherwise Noted) PRELIMINARY DATA

Parameters	Description	Tes	t Condition	18	Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Am27S181 only)	Output HIGH Voltage		V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					Volts
V <sub>OL</sub>	Output LOW Voltage	""	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.38	0.50	Volts
V <sub>IH</sub>	Input HIGH Level	1	Guaranteed input logical HIGH voltage for all inputs					Volts
V <sub>IL</sub>	Input LOW Level	I .	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX.	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V			-0.010	-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V				25	μΑ	
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				1.0	mA
l <sub>SC</sub> (Am27S181 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX.	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V (Note 2)		-20	-40	-90	mA
lcc	Power Supply Current		All inputs = GND V <sub>CC</sub> = MAX.			120	185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN.,	, I <sub>IN</sub> = -18m	ıA			-1.2	Volts
		Vac = MAY		V <sub>O</sub> = 4.5V			40	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = MAX, V <sub>CS1,2</sub> = 2.4V	Am27S181	V <sub>O</sub> = 2.4V			40	μΑ
		$V_{CS3,4} = 0.4V$	Only	V <sub>O</sub> = 0.4V			-40	1
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0V	@ f = 1MHz	(Note 3)		5		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0\	/ @ f = 1MH	z (Note 3)		12		1 6

Notes: 1. Typical limits are at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ . 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

<sup>3.</sup> These parameters are not 100% tested, but are periodically sampled.

### Am27S180 • Am27S181


### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE** PRELIMINARY DATA

				Max		
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units
t <sub>AA</sub>	Address Access Time		40	60	80	ns
t <sub>EA</sub>	Enable Access Time	AC Test Load (See Notes 1-3)	20	40	50	ns
t <sub>ER</sub>	Enable Recovery Time	(See Notes 1-3)	20	40	50	ns

Notes: 1. t<sub>AA</sub> is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 30pF.

2. For open collector outputs, t<sub>EA</sub> and t<sub>ER</sub> are tested with S<sub>1</sub> closed to the 1.5V output level. C<sub>L</sub> = 30pF.

3. For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



### **PROGRAMMING**

The Am27S180 and Am27S181 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{CS}_1$  input is at a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{CS}_1$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has not opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which

the current drops to approximately 40mA. Current into the  $\overline{CS}_1$  pin when it is raised to 15 volts is typically 1.5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{\rm CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.


### **PROGRAMMING PARAMETERS**

Parameter	Description	Min.	Max.	Units	
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts	
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts	
VILP	Input LOW Level During Programming	0.0	0.45	Volts	
V <sub>CSP</sub>	CS <sub>1</sub> Voltage During Programming	14.5	15.5	Volts	
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts	
VONP	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	Volts	
IONP	Current into Outputs Not to be Programmed		20	mA	
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/µsec	
d(V <sub>CS</sub> )/dt	Rate of CS <sub>1</sub> , Voltage Change	100	1000	V/µsec	
	Programming Period - First Attempt	50	100	μѕес	
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec	

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub> and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
- 3. During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADORESS STABLE VIHP VILP VCSP ENABLE PROGRAMMED OUTPUT PROGRAMMING CYCLE PROGRAMMING CYCLE PROGRAMMING CYCLE



### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308 ries. Pro-Log Corp.

PROGRAMMER MODEL(S)

Issaquah, Wash. 98027 Model 5, 7 and 9 2411 Garden Road Monterey, Ca. 93940 M900 and M920

AMD GENERIC BIPOLAR

909-1286-1

PM9058

PROM PERSONALITY BOARD Am27S180 • Am27S181

75181 715-1545-2

PA24-13 and 1024 x 8 (L)

ADAPTERS AND CONFIGURATOR

### OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

1. A leader of at least 25 rubouts.

() - LINE FEED

- The data patterns for all 1024 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed, except "B".
  - The letter "B", indicating the beginning of the data word.
  - c. A sequence of eight Ps or Ns, starting with output O7.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.

A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

### TYPICAL PAPER TAPE FORMAT


989	BPNPPNNNPF	WORD ZERO (R) (L)
	BPPPPPPNNF	COMMENT FIELD (R) (L)
ØØ2	BNNNPPPPNF	ANY (R) (D)
	BNNNNNNNF	TEXT (R) (L)
004	BPNNNNNPF	CAN (R) (D)
	BNPPNPPNNF	<b>ഒ</b> (®) (D)
ØØ6	BPNNPPPNNF	HERE (R) (L)
:	***********	:
1023	BNNNNPPPNF	END (B) (D)
® = C	ARRIAGE RETURN	

RESULTING DEVICE TRUTH TABLE (CS<sub>1</sub> AND CS<sub>2</sub> LOW, CS<sub>3</sub> AND CS<sub>4</sub> HIGH)

Ag	Aß	<b>A</b> 7	A <sub>6</sub>	A <sub>5</sub>	4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao		0,	06	05	04	03	02	01	00
ī	L	ī	L	L	L	L	L	L	L	Т	Н	L	н	Н	L	L	L	н
L	L	L	L	L	L	L	L	L	н	1	н	Н	н	Н	Н	Н	L	L
L	L	L	L	L	L	L	L	н	L		L	L	L	Н	Н	Н	н	L
L	L	L	Ł	L	L	L	L	Н	н		L	L	L	L	L	L	L	L
L	L	L	L	Ĺ	L	L	н	L	L		Н	L	L	L	L	L	L	Н
L	L	L	L	L	L	L	н	L	н	1	L	н	н	L	н	Н	L	L
L	L	L	L	L	L	L	Н	н	L	1	н	L	L	Н	Н	Н	L	L
н	н	н	н	н	н	н	н	н	н	l	L	L	L	L	н	н	н	L


BPM-105

### **ASCII PAPER TAPE**



# PHYSICAL DIMENSIONS Dual-in-Line

### 24-Pin Hermetic



# Am27S184 • Am27S185

8192-Bit Generic Series Bipolar PROM

### PRELIMINARY DATA

### DISTINCTIVE CHARACTERISTICS

- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- · High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- · Access time tested with N2 patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.

### **GENERIC SERIES CHARACTERISTICS**

The Am27S184 and Am27S185 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.

Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large non-conductive gaps that ensure very stable long term reliability. Extensive operating testing has proven that this low-field, large-gap technology offers the bast reliability for fusible link PROMs.

Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.


### ORDERING INFORMATION

Package Type	Temperature Range	Order Number	
	Open Collectors		
Hermetic DIP	0 to +75°C	AM27S184DC	
Hermetic DIP	-55 to +125°C	AM27S184DN	
1	hree-State Outputs		
Hermetic DIP	0 to +75°C	AM27S185DC	
Hermetic DIP	-55 to +125°C	AM27S185DM	


### FUNCTIONAL DESCRIPTION

The Am27S184 and Am27S185 are high speed electrically programmable Schottky read only memories. Organized in the industry standard 2048 x 4 configuration, they are available in both open collector Am27S184 and three-state Am27S185 output versions. After programming, stored information is read on outputs  $O_0\text{-}O_3$  by applying unique binary addresses to  $A_0\text{-}A_{10}$  and holding the chip select input  $\overline{\text{CS}}$  LOW. If the chip select input goes to a logic HIGH,  $O_0\text{-}O_3$  go to the off or high-impedance state.

### **BLOCK DIAGRAM**



### LOGIC SYMBOL



### CONNECTION DIAGRAM Top View



Note 1: Pin 1 is marked for orientation.

BPM-108

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65 to +150°C
Temperature (Ambient) Under Bias	−55 to +125°C
Supply Voltage to Ground Potential (Pin 18 to Pin 9) Continuous	-0.5 to +7.0V
DC Voltage Applied to Outputs (Except During Programming)	-0.5V to +V <sub>CC</sub> max.
DC Voltage Applied to Outputs During Programming	21V
Output Current into Outputs During Programming (Max. Duration of 1 sec.)	200mA
DC Input Voltage	-0.5 to +5.5V
DC Input Current	-30 to +5mA

### **OPERATING RANGE**

COMIL	Am27S184XC, Am27S185XC	T <sub>A</sub> = 0 to 75°C	V <sub>CC</sub> = 5.0V ±5%
MIL	Am27S184XM, Am27S185XM	$T_C = -55 \text{ to } +125^{\circ}\text{C}$	V <sub>CC</sub> = 5.0V ±10%

### ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

arameters	Description	Test	Condition	S	Min	Typ (Note 1)	Max	Units
V <sub>OH</sub> (Am27S185 only)	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2.0mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
V <sub>IL</sub>	Input LOW Level		Guaranteed input logical LOW voltage for all inputs				0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.45V			-0.020	250	mA	
l <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V				25	μА	
It	Input HIGH Current	V <sub>CC</sub> = MAX.,	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				40	mA
lsc (Am27S185 only)	Output Short Circuit Current	V <sub>CC</sub> = MAX.,	V <sub>OUT</sub> = 0.0	V (Note 2)	-20	-45	-90	mA
lcc	Power Supply Current	All inputs = G V <sub>CC</sub> = MAX.	ND			80	130	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I	IN = -18m	A			-1.2	Volts
				V <sub>O</sub> = 4.5V			40	
ICEX	Output Leakage Current	V <sub>CC</sub> = MAX V <del>CS</del> = 2.4V	Am27S185	Vo = Vcc			40	μА
			only	V <sub>O</sub> = 0.4V			-40	1
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0V @	f = 1MHz	Note 3)		5		
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0V @ f = 1MHz (Note 3)				8		pF

3. These parameters are not 100% tested, but are periodically sampled.

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

### Am27S184 • Am27S185


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

			Тур	M	Max		
Parameter	Description	Test Conditions	5V 25°C	COM'L	MIL	Units	
t <sub>AA</sub>	Address Access Time		40	_	-	ns	
tea	Enable Access Time	AC Test Load (See Notes 1-3)	10	_	-	ns	
ten	Enable Recovery Time	(000 110/03 1-0)	10	-	-	ns	

Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L = 30pF$ .

2. For open collector outputs,  $t_{EA}$  and  $t_{ER}$  are tested with  $S_1$  closed to the 1.5V output level.  $C_L = 30 pF$ .

For three state outputs, t<sub>EA</sub> is tested with C<sub>L</sub> = 30pF to the 1.5V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. t<sub>ER</sub> is tested with C<sub>L</sub> = 5pF. HIGH to high impedance tests are made with S<sub>1</sub> open to an output voltage of V<sub>OH</sub> - 0.5V; LOW to high impedance tests are made with S<sub>1</sub> closed to the V<sub>OL</sub> + 0.5V level.



### **PROGRAMMING**

The Am27S184 and Am27S185 are manufactured with conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.

The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the  $\overline{\text{CS}}$  input is a logic HIGH. Current is gated through the addressed fuse by raising the  $\overline{\text{CS}}$  input from a logic HIGH to 15 volts. After 50  $\mu$ sec, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within 50  $\mu$ sec. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec. If a link has net opened after a total elapsed programming time of 400 msec, further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140mA until the fuse link is opened, after which the current drops to approximately 40mA. Current into the  $\overline{\text{CS}}$  pin when it is raised to 15 volts is typically 1,5mA.

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including  $V_{CC}$  should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

### PROGRAMMING PARAMETERS


Parameter	Description	Min	Max	Units
V <sub>CCP</sub>	V <sub>CC</sub> During Programming	5.0	5.5	Volts
VIHP	Input HIGH Level During Programming	2.4	5.5	Volts
VILP	Input LOW Level During Programming	0.0	0.45	Volts
V <sub>CSP</sub>	CS Voltage During Programming	14.5	15.5	Volts
V <sub>OP</sub>	Output Voltage During Programming	19.5	20.5	Volts
V <sub>ONP</sub>	Voltage on Outputs Not to be Programmed	0	V <sub>CCP</sub> +0.3	Volts
IONP	Current into Outputs Not to be Programmed		20	mA
d(V <sub>OP</sub> )/dt	Rate of Output Voltage Change	20	250	V/μsec
d(V <sub>CS</sub> )/dt	Rate of CS, Voltage Change	100	1000	V/µsec
	Programming Period - First Attempt	50	100	μsec
t <sub>P</sub>	Programming Period - Subsequent Attempts	5.0	15	msec

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.

- Delays t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub> and t<sub>4</sub> must be greater than 100 ns; maximum delays of 1 μsec are recommended to minimize heating during programming.
- During t<sub>v</sub>, a user defined period, the output being programmed is switched to the load R and read to determine if additional pulses are required.
- 4. Outputs not being programmed are connected to VONP through resistor R which provides output current limiting.

# PROGRAMMING WAVEFORMS ADDRESS STABLE VIRP VILP VENP VENP VILP VOP COTPUT VOP VILP VILP

### SIMPLIFIED PROGRAMMING DIAGRAM



BPM-112

### PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic programmers to program all AMD generic series bipolar PROMs: Individual adapters are required for each basic part type in the series.

SOURCE AND LOCATION

Data I/O Corp. P.O. Box 308

Pro-Log Corp. 2411 Garden Road Monterey, Ca. 93940

PROGRAMMER MODEL(S)

Model 5, 7 and 9

Issaguah, Wash. 98027

M900 and M920

AMD GENERIC RIPOLAR

PROM PERSONALITY BOARD

909-1286-1

PMOOSE

Am27S184 • Am27S185 ADAPTERS AND CONFIGURATOR

715-1616

PA18-8 and 2048 x 4 (L)

### **OBTAINING PROGRAMMED UNITS**

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

### **ASCII BPNF**

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype® or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

- 1. A leader of at least 25 rubouts.
- 2. The data patterns for all 2048 words, starting with word 0, in the following format:
  - a. Any characters, including carriage return and line feed. except "B".
  - b. The letter "B", indicating the beginning of the data
  - c. A sequence of four Ps or Ns, starting with output O<sub>3</sub>.
  - d. The letter "F", indicating the finish of the data word.
  - e. Any text, including carriage return and line feed, except the letter "B".

3. A trailer of at least 25 rubouts.

A P is a HIGH logic level = 2.4 volts. An N is a LOW logic level = 0.4 volts.


A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the four Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the B.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.


### TYPICAL PAPER TAPE FORMAT

øøø	BNNNPF	WORD ZERO (R) (L)
• • •	BPPNNF	COMMENT FIELD (R) (L)
øø2	BPPPNF	any (R) (L)
•	BNNNNF	TEXT (R) (L)
ØØ4	BNNNPF	CAN (R) (L)
• •	BPPNNF	GO (R) (L)
øø6	BPPNNF	HERE R L
	** * * * *	: "
2047	BPPPNF	end R L

### RESULTING DEVICE TRUTH TABLE (CS LOW)




### **ASCII PAPER TAPE**



BPM-113

### PHYSICAL DIMENSIONS Dual-In-Line

### 18-Pin Hermetic



## PROM PROGRAMMING EQUIPMENT INFORMATION

The PROM Programming Equipment from the following manufacturers has been evaluated and approved by AMD:

SOURCE AND LOCATION

Data I/O Corp.

P.O. Box 308

International Microsystems, Inc. 11554 C. Ave.

2411 Garden Road Issaguah, WA 98027 Monterey, CA 93940

Pro-Log Corp.

**DeWitt Center** Aubum, CA 95603

PROGRAMMER MODEL(S) AMD GENERIC BIPOLAR

Model 5, 7 and 9 Systems 17 and 19 M900 and M920 IM 1010

PROM PERSONALITY BOARD

909-1286-1 PM9058

IMAMDGEN1

ADAPTORS AND CONFIGURATOR

> Am27LS18/19 PA16-6 and 32 x 8 (L) 715-1407-1 Am27S18/19 715-1407-1 PA16-6 and 32 x 8 (L) Am27S20/21 715-1408-1 PA16-5 and 256 x 4 (L) Am27S12/13 715-1408-2 PA16-5 and 512 x 4 (L) Am27S15 PA24-14 and 512 x 8 (L) 715-1411-1 Am27S25 715-1617 PA24-16 and 512 x 8 (L) PA22-4 and 512 x 8 (L) Am27S26/27 715-1412-2 Am27S28/29 PA20-4 and 512 x 8 (L) 715-1413 PA24-13 and 512 x 8 (L) Am27S30/31 715-1545 Am27S32/33 715-1414 PA18-6 and 1024 x 4 (L) Am27S180/181 715-1545-2 PA24-13 and 1024 x 8 (L)

> > 715-1616

IM32 x 8-16-AMD IM32 x 8-16-AMD IM256 x 4-16-AMD IM512 x 4-16-AMD IM512 x 8-24-27S15-AMD IM512 x 8-24-27S25-AMD

IM512 x 8-22-27S26/27-AMD IM512 x 8-20-AMD IM512 x 8-24-AMD IM1024 x 4-18-AMD IM1024 x 8-24-AMD IM2048 x 4-18-AMD

Below are listed other programming equipment manufacturers who are currently in various stages of implementation and evaluation of programming hardware for AMD Bipolar Generic PROMs:

PA18-8 and 2048 x 4 (L)

Accutest Corp. 25 Industrial Ave.

Am27S184/185

Chelmsford, MA 01824 (617) 256-8124 TWX: 710-347-0620

E-H International, Inc.

515 11th St. Oakland, CA 94604

Tel: (415) 834-3030

TWX: 910-366-7258

Takeda Riken Industry Co., Ltd. 1-32-1 Asahi-cho Nerima-Ku Tokyo, Japan 176

Tel: Tokyo: 930-4111 Cable Address: Tritronics Tokyo

Telex: 272-2140 Digitronics Israel Ltd. 3 Tevuot Haaretz St. Tel-Aviv, Israel


Tel: 03-472010

Telex: 32470, Coin II Attn: Digitronics

Kontron Electronic, Inc. 700 S. Claremont St. San Mateo, CA 94402 Tel: (415) 348-7291 Telex: 00255-910-374-3001

# **PACKAGE OUTLINES**

### **MOLDED DUAL IN-LINE PACKAGES**



.040 Notes: 1. Standard lead finish is tin plate or solder DIP.

.775

.260

.385

.110

.150

.060

.895

.240

.310

.090

.125

.015

.030

.925

.260

.385

.110

.150

.060

.040

1.010

.250

.310

.090

.125

.015

.025

1.050

.290

.385

.110

.150

.060

1.080

.330

.410

.090

.125

.015

.015

1,120

.370

.480

.110

.160

.060

1.240

.515

.685

.090

.125

.015

.035

1.270

.540

.700

.110

.160

.060

.065

.745

.240

.310

.090

.125

.015

.010

D

Ε

E<sub>2</sub>

L


ā


S<sub>1</sub>


<sup>2.</sup> Dimension E2 is an outside measurement.


## PACKAGE OUTLINES (Cont.)


### **HERMETIC DUAL IN-LINE PACKAGES**














### **PACKAGE OUTLINES (Cont.)**

### **HERMETIC DUAL IN-LINE PACKAGES (Cont.)**


AMD Pkg.	D-1	6-1	<b>D-</b> 1	i8-1	D-2	20-1	D.	-22-1	D	-24-1						
Common Name	CEF	RDIP	CEF	RDIP	CEF	RDIP	CERDIP		CERDIP		SLIM CERDIP					
38510 Appendix C	D-2	2(1)		-		-		-		_		_		D-3(1)		-
Parameters	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max				
A	.130	.200	.130	.200	.140	.220	.140	.220	.150	.225	.140	.220				
b	.016	.020	.016	.020	.016	.020	.016	.020	.016	.020	.016	.020				
b <sub>1</sub>	.050	.070	.050	.070	.050	.070	.045	.065	.045	.065	.045	.065				
С	.009	.011	.009	.011	.009	.011	.009	.011	.009	.011	.009	.011				
D	.745	.785	.870	.920	.935	.970	1.045	1.110	1.230	1.285	1.230	1.285				
Ε	.240	.310	.280	.310	.245	.285	.360	.405	.510	.545	.245	.285				
E <sub>1</sub>	.290	.320	.290	.320	.290	.320	.390	.420	.600	.620	.290	.320				
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110				
L	.125	.150	.125	.150	.125	.150	.125	.150	.120	.150	.120	.150				
Q	.015	.060	.015	.060	.015	.060	.015	.060	.015	.060	.015	.060				
S <sub>1</sub>	.005		.005		.005		.005		.010		.010					
α	3°	13°	3°	13°	3°	13°	3°	13°	3°	13°	3°	13°				
Standard Lead Finish	t	)				<b>.</b>	I	b	I	b						

Notes: 1. Load finish b is tin plate. Finish c is gold plate.

- 2. Used only for LM108/LM108A.
- 3. Dimensions E and D allow for off-center lid, meniscus and glass overrun.

### **FLAT PACKAGES**

F-16-1





Note: Notch is pin 1 index on cerpack.

AMD Pkg.	F-16-1					
Common NAME	CER	PACK				
38510 Appendix C	F	-5				
Parameters	Min.	Max.				
A	.045	.085				
b	.015	.019				
C	.004 .006					
D	.370 .425					
D <sub>1</sub>						
E	.245	.285				
E <sub>1</sub>		.290				
е	.045	.055				
L	.300	.370				
L <sub>1</sub>	.920	.980				
Q	.020	.040				
S <sub>1</sub>	.005					
Standard Lead Finish	b					

Notes: 1. Lead finish b is tin plate. Finish c is gold plate. 2. Dimensions  $E_1$  and  $D_1$  allow for off-center lid, meniscus, and glass overrun.

# **ORDERING INFORMATION**

All Advanced Micro Devices' products listed are stocked locally and distributed nationally by Franchised Distributors. See back of this book for the location nearest you. Please consult them for the latest price revisions. For direct factory orders, call Advanced Micro Devices, 901 Thompson Place, Sunnyvale, California 94086, (408) 732-2400, TWX: 910-339-9280, TELEX: 34-6306.


### Minimum Order

The minimum direct factory order is \$100.00 for a standard product.

The minimum direct factory order for Class B, burned-in, product is \$250.00.

### Proprietary Product Ordering, Package and Temperature Range Codes

The following scheme is used to identify Advanced Micro Devices' proprietary products.



### Package Style

D = Hermetic DIP

F = Flat Package

P = Molded DIP

X = Dice

### **Temperature Range**

C = Commercial

0 to 70°C

M = Military

-55 to +125°C

### **Additional Processing**

B = Burn-in (Signifies full MIL-STD-883 Class B product for military temperature range devices)

### STANDARD PRODUCT PROCESSING AND OPTIONS

### 1. AMD STANDARD PRODUCT - CLASS C PROCESSING

All products manufactured by Advanced Micro Devices, including Bipolar Memory, Bipolar Logic and Interface, Microprocessors, Linear and MOS/LSI meet the quality requirements of MiL-M-38510. In addition all products, both commercial and military temperature range receive the 100% screening procedures defined in the current revision of MIL-STD-883, Method 5004, Class C. This processing is described in Advanced Micro Devices' Product Assurance Document 15-010.

- a) Internal visual inspection: Method 2010. Condition B.
- b) High temperature storage: Method 1008, Condition C; 150°C, 24 hours.
- c) Temperature cycling: Method 1010, Condition C; -65°C, 150°C, 10 cycles.
- d) Constant acceleration: Method 2001, Condition E; 30,000 g., Y1 plane. (Hermetic packages only.)
- e) Fine leak: Method 1014, Condition A; 5 x 10<sup>-8</sup> atm cc per second. (Hermetic packages only.)
- f) Gross leak: Method 1014, Condition C, Step 2. (Hermetic packages only.)
- g) Final electrical test: 100% D.C. and functional testing at 25°C and Group A sample per Method 5005.

To order this product, use the order number shown for the product desired. Example: Am27S29DM for full military temperature range part in dual-in-line package, Am27S29DC for commercial temperature range in dual-in-line package.

As noted, all material is processed to Class C and no additional price adders are imposed to deliver this level of reliability.

### 2. CLASS B PROCESSING

### **Military Temperature Range**

Standard product is upgraded to Class B with a 160-hour burn-in at 125°C followed by 100% electrical testing of D.C. parameters at 25°C, 125°C, -55°C and A.C. parameters at 25°C.

Burn-in conditions are steady state power (MIL-STD-883, Method 1015.1, Condition B) for linear circuits, and steady state power and reverse bias (Condition C) for all others. Standard burn-in circuit specifications for any device are available upon request. Condition D burn-in is available to special order. Consult your local AMD sales office for price and delivery.

To order this product, use the order number shown for the product desired and add the suffix "B". Example: Am27S29DMB for military temperature product in dual-in-line package with burn-in as described. This processing meets all of the requirements of MIL-STD-883, Class B product.

### **Commercial Temperature Range**

Standard AMD Class C commercial temperature range product is burned-in for use in non-military systems to a modified Class B program. A 160 hour burn-in, to a method meeting the requirements of Method 1015.1, Conditions A and B, is followed by the standard Class C electrical test procedures.

To order this level of screening, use the order number shown for the commercial device and add the suffix "B". Example: Am27S29DCB.

### 3. CLASS S PROCESSING (FORMERLY CLASS A)

Class S processing is recommended only for applications where replacement is extremely difficult and reliability is imperative. This material is only produced to special order. Consult AMD for further details.

# PRODUCT ASSURANCE MIL-M-38510 • MIL-STD-883

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.

Two military documents provide the foundation for this program. They are:

MIL-M-38510 – General Specification for Microcircuits
MIL-STD-883 – Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All circuits manufactured by Advanced Micro Devices for full temperature range (-55°C to +125°C) operation meet these quality requirements of MIL-M-38510.

MIL-STD-883 defines detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

Test Method 2010 defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of the latest revision of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.

Class B — Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160-hour burn-in at 125°C followed by more extensive electrical measurements. All other screening requirements are the same.

Class S - Used where replacement is extremely difficult and reliability is imperative. Class S screening selects extra reliability parts by expanded visual and X-ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to MiL-STD-883, Class C. Molded integrated circuits receive Class C screening except that centrifuge and hermeticity steps are omitted.

Optional extended processing to MIL-STD-883, Class B is available for all AMD integrated circuits. Parts procured to this screening are marked with a "-B" following the standard part number, except that linear 100, 200 or 300 series are suffixed "/883B".


Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels are given for Group A (electrical), Group B (mechanical quality related to the user's assembly environment), Group C (die related tests) and Group D (package related tests). Group A tests are always performed; Group B, C and D may be specified by the user.


# MANUFACTURING, SCREENING AND INSPECTION FOR INTEGRATED CIRCUITS


All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class B quality levels on either Class B or Class C product.

All full-temperature-range (-55°C to +125°C) circuits are manufactured to the workmanship requirements of MIL-M-38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.







# GROUP A ELECTRICAL TESTS From MiL-STD-883, Method 5005, Table I


Subgroups	LTPD (Note 1)	Initial Sample Size
Subgroup 1 — Static tests at 25°C	5	45
Subgroup 2 — Static tests at maximum rated operating temperature		32
Subgroup 3 - Static tests at minimum rated operating temperature	7	32
Subgroup 4 - Dynamic tests at 25°C - Linear devices	5	45
Subgroup 5 - Dynamic tests at maximum rated operating temperature - Linear devices	7	32
Subgroup 6 - Dynamic tests at minimum rated operating temperature - Linear devices	7	32
Subgroup 7 — Functional tests at 25°C		45
Subgroup 8 — Functional tests at maximum and minimum rated operating temperatures	10	22
Subgroup 9 — Switching tests at 25°C — Digital devices	7	32
Subgroup 10 — Switching tests at maximum rated operating temperature — Digital devices (Note 2)	10	10
Subgroup 11 — Switching tests at minimum rated operating temperature — Digital devices (Note 2)	10	10

Sampling plans are based on LTPD tables of MIL-M-38510. The smaller initial sample size, based on zero rejects allowed, has been chosen
unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number
of 2. The minimum reject number in all cases is 3.

<sup>2.</sup> These subgroups are usually performed during initial device characterization only.

### OPTIONAL EXTENDED PROCESSING CLASS B Steps 101 Through 110

Advanced Micro Devices offers several extended processing options to meet customer high-reliability requirements. These are defined in AMD document 00-003. The flow chart below outlines Option B, a 160-hr burn in. Military temperature range devices processed to this flow (in the left column) meet the screening requirements of MIL-STD-883, Class B.



### **OTHER OPTIONS**

Document 00-003, "Extended Processing Options", further defines Option B as well as other screening or sampling options available or special order. Available options are listed here for reference.

Option	Description	Effect
A	Modified Class A screen (Similar to Class S screening)	Provides space-grade product, fol- lowing most Class S requirements of MIL-STD-883, Method 5004.
В	160-hr operating burn in	Upgrades a part from Class C to Class B.
×	Radiographic inspection (X-ray)	Related to Option A. Provides limited internal inspection of sealed parts.
s	Scanning Electron Microscope (SEM) metal inspection	Sample inspection of metal coverage of die.
٧	Preseal visual inspection to MIL-STD-883, Method 2010, Cond. A	More stringent visual inspection of assemblies and die surfaces prior to seal.
P	Particle impact noise (PIN) screen with ultrasonic detection.	Detects loose particles of approximately 0.5 mil size or larger, which could affect reliability in zero-G or high vibration applications.
Q	Quality conformance inspection (Group B, C and D life and environmental tests)	Samples from the lot are stressed and tested per Method 5005. The customer's order must state which groups are required. Group B destroys 16 devices; Group C, 92 devices; Group D, 60 devices.

Document 15-010 Rev. E, Jan. 1, 1978

### SALES OFFICES AND REPRESENTATIVES

SOUTHWEST AREA Advanced Micro Devices 9595 Witting Boulevard Advanced Micro Devices 9595 Wighre Boulevard Suite 401 Beverly Mits, California 90212 Tel: (213) 278-9700 (213) 278-9701 TWX: 910-490-2143

TWI 13 769-170 TWI 170 TWI 170

SOUTHWEST AREA (Cont.) Advanced Micro Devices 5955 Desoto Ave Woodland Hills, California 91367

NORTHWEST AREA
Advanced libro Devices
350 Scot Doubrand
Suss 1002, Bog 10
Suss 1002, Bog 10
Suss 1002, Bog 10
Suss 1002, Bog 10
TWX 910-333-0192
Advanced libror Devices
Suss 100-335-0192
Device Costrado 60221
Tex (200) 200-7100
Tex (200) 200
Tex (200

IND-AMERICA AREA Advanced libro Devices 1111 Plaza Deve, Sue 420 Scheumburg, Binoss 00195 Tel (121) 262-8600 TWX 910-291-3569 Advanced libro Devices 3400 West 65th Street Suits, 275 Edms, Admanded 55435 Tel (812) 854-6530 TWX: 810-979-0229

TWX: 910-578-0329
Advanced Micro Devices
50 McNaughon Road
Suite 201
Columbus, Ono 43213
Tel. (614) 457-7766
TWX: 810-332-431
Advanced Micro Devices
33150 Schootzaft
Livona, Michigan 48150
Tel. (313) 425-3440
TWX: 810-242-8777

MD-ATLANTIC AREA Advanced Sifero Devices 40 Crosswey Park Way Woodbury, New York 11797 Tel (516) 384-8020 TWX. 310-221-1819 Advanced Sicro Devices 6000 New York 13057 Tel. (1315) 427-7246 TELEX 89-9001 im, 1319 437-7546
TELEX: 59-7201
Advanced Micro Devices
2 Kinner Road
Edison, New Jersey, 05817
Tel: (201) 98-56000
TWX: 710-480-8200
TWX: 710-480-8200
TWX: 104-980-8200
TWX: 104-980-8200
TWX: 104-980-8200
TWX: 104-980-8200
TWX: 510-485-7800
TWX: 510-485-7872
Advanced Micro Devices
Advanced Micro Devices
Advanced Micro Devices

MORTHEAST AREA Advanced Micro Devices 300 New Boston Park Woburn, Massachusetts 10001 Tel. (617) 933-1234 TWX 710-348-1332

BOUTHEAST AREA Advanced Sitors Devices 795 Europe Landrag, #11M Loribcum, Manyland 21090 Ter (201) 796 Observed Suite 409 Ter (201) 796 Observed Suite 409 Ter (205) 771 -55 10 TWA 515 Observed TWA 515 Observed

### Advanced Micro Devices International Sales Offices

BELGRIM Advanced Micro Devices Avenue de Tenvieren, 412, bie 9 B-1150 Brussels Tel: (02) 771 9993 TELEX: 61028

FRANCE Advanced Micro Devices. European Marketing Centr 27 Stvd General Vautrin 05400 Cannes, France Tel: 33 93 43 60 75 TELEX: 470966 TELEX: 470966 Advanced Micro Devices, S.A. Saic 314, immercible Helsinki 74, Rue D Arcuel 94588 - Rungs Cedex Tel. (1) 685 91.85 TELEX: 202053 GERMANY Advanced Micro Devices Micro-Elektronik GiribH Rosenheimer Str. 139 D-8000 Musenchen 80 Tel. (062) 401976 TELEX: 0-523883 TELEX: 0-523983 Advanced Micro Devices Micro-Elektronik GmbH Hartheeuser Hauptstrasse 4 7024 Fildentatid: 3 Tel: 48-07156-02 83 0 48-07156-30 60 TELEX: 0 721 211 AMOS D ITALY
Advanced Micro Devices S # L.
Centro Direzionale
Palazzo Vasan
3rd Floor
20090 Mitan 2
Tel: (39) (2) 21 39 020

TWX 510-865-7572 Advenced BiScro Devices 62 Washington Street Poughtsepse, New York 12601 Tel: (914) 471-8180

JAPAN Advanced Micro Devices, K.K. Da-San Hoya Bulding 1-8-17, Kamtakaido Suginaria-bu, Tokyo 168 Tel. (03) 329-2751 TELEX 2324064

UNITED KINGDOM Advanced Micro Devices (U.K.) Ltd 16. Grosvenor Place London SW1X 7784 Tel (0): 235-5380 TELEX 806833

### international Sales Representatives and Distributors

ARGENTINA GARRA VANA Tribo. S.A. Electronica Pinu 853 1068 - Buanca Areis Argentina Tel. 30-437 TELEX. 17825 SEMISAR Koli International Corporation 1850 Postara Road 1850 Pos

AUSTRALIA A.J. Ferguson Pty. Ltd 44 Prospect Rd Prospect, S.A. 5082 Tel: (8) 209-1244 TELEX. 62835 R and D Electronics 257 Burwood Highway P O. Box 206 Burwood, Victoria 3125 Bunwood, Victoria 3125 Victoria Tel: (03) 258-8232/62 TELEX: AA33266

P and D Electronics P O Box 57 Crows Nest N S W 2085 Sydney Tet 439-5438 TELEX (790) 25468

SELECTION
SELECT

DENIKARIX Advanced Electronic of De 95, Manendative DK-2000 Copenhagen F Tel: (1) 19 44 33 TELEX: 224 31

FIRELAND Komdel Oy 80x 32 02211 Espoo 21 Tal (0) 88 50 11 TELEX 12-1926

FRANCE A2M 18, Avenue Dutartre F-78150 Le-Chesney Tel (1) 935.32.49 TELEX 698 376 Racko Television Francasse 73, Av. Charles De Geufle F-92200 Neufly-sur-Serie Tel. (1) 747.11.01 TELEX. 611965

TELEX, 611965
GERBLANY
Common letteronek GmbM
Common letteronek GmbM
D-6000 Malerchen 63
Tel. (093) 60 20 88
TELEX, 0-522945
EBY-Elektronek
Vertriebs GmbM
Coberveg 6
8025 Unterhachung
Malerchem
Tel. (003) 611051
TELEX, 245335

EEEEX. 524535 EBV-Elektronik Ostsr. 129 D-4000 Duessetdorf Tel: (0211) 84846 TELEX. 0-8587267 ESV-Elektronik In der Meineworth D-3006 Burgwedel 1 Ter: (05139) 45 70 TLX: 0-923694

TLX 0-823694
EBV-Elektronth
Mykussiv 54
0-6000 Frankfurt 1
Tel (051) 72 04 16
TELEX: 0-413500
EBV-Elektronth
Alexandersiv. 42
0-7000 Sudigant 1
Tel (071) 24 74 61
TELEX: 0-722271

Nordelektronik Vertriebe GmbH Behnhofstr. 14 D-2301 Kiel-Raisdorf Tel. (04307) 54 63

Tel. (04307) 54 63
Nordeletions Wearness GmbH
Nordeletions Wearness GmbH
Nordeletions GmbH
Nordeletions GmbH
Nordeletions GmbH
Tel. (04106) 40 31
TELEX 0-214299
MEV-48800 Elektronik Vertralb GmbH
Naunchverstrasse 16A
D-8027 Demis 16A
D-8027 Demis 16A
D-8027 Demis 16A
TELEX 0-527029
Tel. (04170) 7230

HOLLARD Arobel BV Van Almondecraat 6 P O Box 344 Oss Tal: (04120) 24200 (04120) 27574 TELEX. 50805

HONG KONG Part Electronics Co Flat A. 10F 62D Robrison Road Hong Kong Tel: 5-255732 TELEX: 63075 FELEC HX

BRDIA SRI RAM Associates 778 Blue Sage Drive Sunnysse, CA 94086 Tel: (406) 737-2692 TELEX: 346369

TELEX SAGON Herbustan Bermconductor 24 Signed Abdusta Brewn Road Bornton Domby TELEX (11-2728 APAR IN BOASSAY SQR RAM Associates 25 Jayrangara III Block Bengalows 500011 India

ISRAEL
TANTON Electronics
P.O. Box 21104
9. Sikmor Street
Tel-Aviv
Tel-444572
TELEX: VITRO 33400

ITALY Indetco, S.R.L. - Rome Via C. Cotombo, 134 I-00147 Rome Tel. (08) 5140722 TELEX: 611517 Indetco, 8 n.L. - Mitan Via S. Sempliciano, 2 I-20121 Mitan Tel. (02) 962963

JAPAN Advanced Technology Corporation of Japan Tearle Blog., 3nd Proor No B, Minere Motomach Shreyks-bu, Tokyo 180 Tel. (03) 265-9418

Denich Electronics Kohratiu Butding 1-8, 1-Chome, Koratu Buntyo-lui, Totyo Tet. (03) 813-6876 Danich Electronics Kristiu-Tatlama Butding 35-3 Tatlama-cho Nariash 630

Nariam 630 ISI Ltd 8-3, 4-Chome, Lidabashi Chycda-lu, Tokyo 102 Tet: (03) 264-3301 Kanematsu-Denstr, K.K. Takanewa Bidg, 2nd Poor 19-25, 3-Chome, Telanewa Minatoku, Tokyo 108 Minatoku, Tokyo 108

Microsk, Inc. Microsk, Inc. Nato Building 7-2-8 Michisteriulus Shripidu-ku, Tokyo 100 Tel: (03) 363-2317 TELEX: J28497

ROREA Duksung Trading Co Room 508 - Sinds Bidg, 65-4 2KA Chungmung Seoul Tel: 778-3-798 TELEX: K23459 DUKSUNG

Leave numeronal, Inc C P O Box 4046 Seoul Tel: 28-5927 778-5631 TELEX: K25582 LEEWOOD

NEW ZEALAND GTS Engreening Ltd PO Box 42-053, Orakei Auckland Tel: 64-9-543 214 64-9-546 745 TELEX: NZ2591 AUKAS

MORWAY A'S Kjell Bakke Nygsten 48 P.Ö. Box 143 N-2011 Stroemmen Tel (32) 711-672 (02) 715-330 TELEX 19407

SOUTH AFRICA South Condinental Devices (Phy.) Ltd Suite 548, 5th Floor Randover Hoseneed Cor. Heradin, Verbung, TM Matt Address: P.D. Dox 56420 Heragowich 2223 16, 46,7125 TELEX. 803294

SOUTH AMERICA Intectra 2349 Charteston Road Mountain View, CA 94043 Tel: (415) 967-8318/25 TELEX: 345 545

SPAIN Reguta S.A. Avda. de Ramon y Cajal, 5 Machol-16 Tel. 459 33 00/04/08 TELEX: 42 207

SWEDEN Svensk Telemoustn AB Dox 5024 S-162 05 Vallingby Tel: (08) 890435 TELEX. 13033

SWITZERLAND Kurt Hert AG Thurpauerst: 74 CH-8050 Zuersch Tal (00411) 512121 TELEX. 0045-53461

TAIWAN Multisch America Co. 19048 Bonnet Way Serstoge, CA. 95070 Tel. (408) 867-6201 Multitech International Corp 2nd Floor 977 Min Shen E. Road Taipel, 105, R.O.C. Tel. 768-1232 CABLE MULTIC Everdate International Corp. 11/F 219, Chung Hasao E. Rd. Sec. 4, Tagair Tel. 752-9911 TELEX. 21528 AHENTER

LINETED KINGDOM Candy Electronic Componer Eden House 32 Well Road Maddione, Kent ME14 IXL Tel (0022) 54001 TELEX 965633 Cramer Components Ltd Hawke House Green Street Sunbury-on-Thames Middlesen TW16 6RA Tol. (01) 979-7799 TELEX 923592 Eurosem International Ltd Haywood House 64 High Street Pinner, Middlesen, HAS 5QA Tel 668 0028 TELEX. (01) 858-0029

ITT Electronic Services Edinburgh Way Harlow, Essex CM20 2DF Tel. Harlow (0279) 26777 TELEX. 81146

Memor, Ltd Thame Pan Industrial Estate Thome Oxon CX9 3/RS Tell Thame (034) 421-3146 TELEX 837508 Ouerndon Electronics Stack Laire Derby DE3 3ED Tel Derby (0332) 32651 TELEX 37163

### ---tatives U.S. and Canadian Sales Rep

ALASAMA Electronic Manufacturers Agents 2309 Starmount Circle, S.W. Huntaville, Alehema 35801 Tel (203) 533-6440 TWX 810-726-2110

CALIFORNIA (Northern) 7 Incorporated 3350 Scott Boulevard Surie 1001, Bibly 10 Serta Clara, Californie 95050 Tel: (400) 953-3400 TWX 910-338-0192

(Southern) Bestroncs Inc 7827 Convoy Court Suite 407 San Diego, California \$2111 Tel. (714) 278-2150 TWX: \$10-335-1287

CAMADA (Eastern)
Vitel Electronics
3300 Cote Vertu, Suite 203
SI Laurent, Cuebec,
Canada H4R 287
7af (514) 331-7393
TWX 810-421-3124
TLX 05-621782 Vital Electronics 1 Vulcan St., Suite 203 Residate, Ontano, Canada MSW 113 Tel: (416) 245-8528 TWX: 610-491-3728

CARADA (Western)
Verture Electronics
P O Box 3054
Bellevue, Westernpton 98009
Tel: (208) 455-4594
TLX: 32-6951

Shipping 1645 Rembling Lane Bellevue, Washington 98004 COLORADO
COLORADO
R<sup>2</sup> Marteting
10018 No. Regency Place
P.O. Box 554
Parter, Colorado 80134
Tel. (303) 771-7560

Tel: (203) 771-7580
COMMICTICATY
Scientific Components
1185 South Men Street
Charlew, Connectical 08410
Tel: (203) 272-2985
TWX 710-455-2078
FLOREDA
Contey & Associates, Inc.
P.O. Box 300
205 South Cercus Ave.
Overclo Charles
TWX 101-959-3320
TWX 101-959-3320
TWX 101-959-3320 Conley & Associates, Inc. 1612 h W Second Ave. P.O. Box 700 Doca Raton, Flonds 33432 Tel. (305) 325-6106 TWX 510-953-7548

Corley & Associates, Inc. 4021 W Waters Avenue Suite 2 Temps, Florida 33614 Tel. (813) 805-7658 TWX 810-878-9136

GEORGIA Electronic Manufacturers Agents 5755 Peacrème Industriel Bind , N E Suite 103 Attenta, Georgie 30300 Tal (401) 445-9400 TVX 510-780-0430

BLLINOIS
Case Sales, Inc
1101 Towne Road
Etc Grove Village, Itanors 60007
Tel (312) 640-1850
TWX: 910-222-1775

BIDIANA C-S Electronic Sales, Inc 2122-A Marrii Street South Band, Inclana 40613 Tel (219) 291-4258 TWX 610-299-2535 C-S Electronic Sales, Inc. 1157-8 South Jackson Frankfort, Indiana. 46041 Tel. (317) 659-1874

IOWA Lorenz Seles, Inc 5270 No Park PI , N E Ceder Rapids, lowa 52402 Tel: (319) 377-4666

KANSAS Rabco Manufacturers 7070 West 107th Street Suite 160 Overland Park, Kansas 66212 Tel (913) 649-1051 TWK 910-749-4077 Kebco Manufacturers 9813 England Overland Park, Kansas 66211

MARYLAND Burgin-Kreh Associates, Inc 6100 Beltimore National Pike Beltimore, Maryland 21228 Tal (201) 7805-5200 TWX 710-662-1450

BECHECAN S.A.I. Marketing Corp. P.O. Box N. Drighton, Michigen. 48116 Tel. (213) 227-1786 TWX: 810-242-1518

Shipping First Federal Bank Building Suite 109 9880 E. Grand River Avenue Brighton, Michigan. 48116

MISSOURI Kebco Merufacturers 75 Wordengton Drive, Ste. 10 Martand Heights, Missouri 63043 Tel. (314) 576-4111 TWX: 810-784-0826

NEBRASIKA Lorenz Sales 2809 Gerfield Avenue Lincoln, Nebrasika 68502 Tel. (402) 475-4000

REW MEXICO
The Thorson Company
1101 Cardenas, N E
Susta 109
Absuperque, New Mexico 87110
Tel: (505) 265-5655
TWX: 910-999-1174

NEW YORK Nycom, Inc. 10 Adier Drive East Syracuse, New York 13057 Tel (315) 437-6343 TWX 710-541-1506

NORTH CAROLINA Burgin-Kreh Associates, Inc P O Box 19510 Rateigh, North Carolina 27609 Tel (919) 781-1100 TWX: 510-928-0540

Dottuss-Root & Co 683 Marrisburg-Centerville Road Suite 202 Centerville, Chip. 45459 Tel. (513) 433-6776

PERKSYLVANIA Bacon Electronic Sales 115 South High Street Waterford, Pennsylvania 16441 Tel (814) 798-2381 TWX 510-699-6870

TEMICESSEE (Western) Burgin-Kreh Associates, Inc 12 Skyline Drive Krigston Haights Krigston, Tennessee 37763 EMA 11305 Säver Springs Drive Knazville, Tennessee 37922 Tel. (615) 966-1286

(Eastern)
Burgan-Kreh Associates, Inc.
P.O. Box 268
12 Skyline Or.
Kingston Heights,
Kingston, Tennessee 37763
Tel. (613) 690-6100

TEXAS
Bonser-Philhower Sales
13777 N. Central Expressway
Suite 212
Datas, Texas, 75243
Tot. (214) 234-8435 Bonser-Philhower 3300 Chemneyrock, Suite 208 Houston, Texas, 77056 Tel. (713) 783-0063 Bonser-Philitower Sales 8330 Burnett Rd Suite 133 Austin, Texas, 78758 Tel. (512) 458-3569

UTAH R<sup>2</sup> R<sup>2</sup> 940 North 400 East, Suite B North Salt Lake, Utah 84054 Tel. (801) 298-2631 TWX: 910-925-5807

VIRGIBEA Burgin-Kreh Associates, Inc P O Box 4254 5521 Fort Avenue Lynchourg, Virginia 24502 Tei: (804) 239-2626

WASHINGTON Venture Electronics P O Box 3034 Bellevie: Washington 98009 Tel (200) 454-4584 TELEX 32-8951 Shipping 1645 Rambing Lane Bellevue, Washington 98004

WISCONSIN Case Sales, Inc. N 81 W 19920 Leon Road Sules 11 Menomonee Fats, Wisconsin 53051 Tel: (414) 445-6682

### U.S. AND CANADIAN STOCKING DISTRIBUTORS

ALABAMA Hamilton/Avnet Electronics 4812 Commercial Drive Huntsville, Alabama 35805 Tel: (205) 533-1170

Hall-Mark Electronics 4739 Commercial Drive Huntsville, Alabama 35805 Tel: (205) 837-8700

ARIZONA Liberty Electronics 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: (602) 249-2232

Hamilton/Avnet Electronics 2615 S. 21st Street Phoenix, Arizona 85034 Tel: (602) 275-7851 TWX: 910-951-1535

CALIFORNIA Avnet Electronics 350 McCormick Avenue Irvine Industrial Complex Costa Mesa, California 92626 Tel: (714) 754-6084 TWX: 910-595-1928

Bell Industries 1161 N. Fairoaks Avenue Sunnyvale, California 94086 Tel: (408) 734-8570 TWX: 910-339-9378

Hamilton Electro Sales 10912 W. Washington Blvd. Culver City, California 90230 Tel: (213) 558-2100 (714) 522-8220 TWX: 910-340-6364 910-340-7073 TELEX: 67-36-92

Hamilton/Avnet Electronics 1175 Bordeaux Sunnyvale, California 94086 Tel: (408) 743-3300 TWX: 910-339-9332

Hamilton/Avnet Electronics 4545 View Ridge Road San Diego, California 92123 Tel: (714) 571-7500 TELEX: 69-54-15

Hamilton/Avnet Electronics 3170 Pullman Costa Mesa, California 92626 Tel: (714) 979-6864

Liberty Electronics 9525 Chesapeake Drive San Diego, California 92123 Tel: (714) 565-9171 TWX: 910-335-1590

Schweber Electronics 17811 Gillette Irvine, California 92714 Tel: (213) 537-4320 TWX: 910-595-1720

Liberty Electronics 124 Maryland Avenue El Segundo, California 90545 Tel: (213) 322-8100 TWX: 910-348-7140 910-348-7111

Arrow Electronics 720 Palomar Ave. Sunnyvale, California 94086 Tel: (408) 739-3011 TWX: 910-339-9371

Wyle Distribution Group/Santa Clara 3000 Bowers Avenue Santa Clara, California 95052 Tel: (408) 727-2500 TWX: 910-338-0296 910-338-0541

Wyle Distribution Group 17981 Skypark Circle Suite M Irvine, California 92713 Tel: (714) 751-9850

CANADA Hamilton/Avnet Electronics 2670 Paulus St. Laurent, Quebec, Canada H4S1G2 Tel: (514) 331-6443 TWX: 610-421-3731

Hamilton/Avnet Electronics 6291-16 Dorman Road Mississauga, Ontario, Canada L4V1H2 Tel: (416) 677-7432 TWX: 610-492-8867

Hamilton/Avnet Electronics 1735 Courtwood Crescent Ottawa, Ontario, Canada K2C3J2 Tel: (613) 226-1700 TWX: 610-562-1906

RAE Industrial Electronics, Ltd. 3455 Gardner Court Burnaby, British Columbia Canada V5G 4J7 Tel: (604) 291-8866 TWX: 610-329-3065 TLX: 04-356533

Future Electronics 5647 Ferrier Street Montreal, Quebec, Canada H4P2K5 Tel: (514) 731-7441 TWX: 610/421-3251 05-827789

Future Electronics 4800 Dufferin Street Downsview, Ontario Canada M3H 5S9 Tel: (416) 663-5563 Future Electronics 3070 Kingsway Vancouver, British Columbia Canada V5R 5J7 Tel: (604) 438-5545 TWX: 610-922-1668

Future Electronics Baxter Centre 1050 Baxter Rd. Ottawa, Ontario Canada K2C 3P2 Tel: (613) 820-8313 COLORADO

COLORADO Elmar Electronics 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: (303) 287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics 5921 N. Broadway Denver, Colorado 80216 Tel: (303) 534-1212 TWX: 910-931-0510

Bell Industries 8155 W. 48th Avenue Weatridge, Colorado 80033 Tel: (303) 424-1985 TWX: 910-938-0393

CONNECTICUT Hamilton/Avnet Electronics 643 Danbury Road Georgetown, Connecticut 06829 Tel: (203) 762-0361

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: (203) 792-3500

Arrow Electronics 295 Treadwell Street Hamden, Connecticut 06514 Tel: (203) 248-3801 TWX: 710-465-0780

Wilshire Electronics 2554 State Street Hamden, Connecticut 06517 Tel: (203) 281-1166 TWX: 710-465-0747

FLORIDA Arrow Electronics 115 Palm Road N.W. Suite 10 Palm Bay, Florida 22905 Tel: (305) 725-1480

Arrow Electronics 1001 N.W. 62nd St., Suite 402 Ft. Lauderdale, Florida 33300 Tel: (305) 776-7790

Hall-Mark Electronics 7233 Lake Ellenor Dr. Orlando, Florida 32809 Tel: (305) 855-4020 TWX: 810-850-0183

Hall-Mark Electronics 1302 West McNabb Road Ft. Lauderdale, Florida 33309 Tel: (305) 971-9280 TWX: 510-956-9720

Hamilton/Avnet Electronics 6800 N.W. 20th Ave. Ft. Lauderdale, Florida 33309 Tel: (305) 971-2900

Hamilton/Avnet Electronics 3197 Tech Drive North St. Petersburg, Florida 33702 Tel: (813) 576-3930

Pioneer/Florida 6220 S. Orange Blossom Trail Suite 412 Orlando, Florida 32809 Tel: (305) 859-3600 TWX: 810-850-0177

GEORGIA Arrow Electronics 2979 Pacific Drive Doraville, Georgia 30071 Tel: (404) 449-8252 TWX: 810-757-4213

Hamilton/Avnet Electronics 6700 1-85 Suite 2B Norcross, Georgia 30071 Tel: (404) 448-0800

ILLINOIS Arrow Electronics 492 Lunt Avenue Schaumburg, Illinois 60193 Tel: (312) 893-9420

Hall-Mark Electronics 180 Crossen Avenue Elk Grove Village, Illiniois 60007 TEL: (312) 437-880 TWX: 910-222-2859

Hamilton/Avnet Electronics 3901 North 25th Avenue Schiller Park, Illinois 60176 Tel: (312) 678-6310 TWX: 910-227-0060

Pioneer/Chicago 1551 Carmen Drive Elk Grove Village, Illinois 60007 Tel: (312) 437-9680 TWX: 910-222-1834

INDIANA Pioneer/Indiana 6408 Castle Place Drive Indianapolis, Indiana 46250 Tel: (317) 849-7300 TWX: 810-260-1794 KANSAS Hall-Mark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, Kansas 66214 Tel: (913) 888-4747 TWX: 510-928-1831

TWX: 510-928-1831 Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: (913) 888-8900

MARYLAND Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: (301) 247-5200

Hall-Mark Electronics 665 Amberton Drive Baltimore, Maryland 21227 Tel: (301) 796-9300 TWX: 710-862-1942

Hamilton/Avnet Electronics 7235 Standard Drive Hanover, Maryland 21076 Tel: (301) 796-5000 TWX: 710-862-1861 TELEX: 8-79-68

Pioneer/Washington 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: (301) 948-0710 TWX: 710-828-0545

MASSACHUSETTS Arrow Electronics 96D Commerce Way Woburn, Massachusetts 01801 Tel: (617) 933-8130 TWX: 510-224-6494

Hamilton/Avnet Electronics 50 Tower Office Park Woburn, Massachusetts 01801 Tel: (617) 935-9700 TWX: 710-393-0382

Schweber Electronics 25 Wiggins Road Bedford, Massachusetts 01730 Tel: (617) 275-5100

Wilshire Electronics One Wilshire Road Burlington, Massachusetts 01803 Tel: (617) 272-8200 TWX: 710-332-6359

MICHIGAN Arrow Electronics 3921 Varsity Drive Ann Arbor, Michigan 48104 Tel: (313) 971-8220 TWX: 810-223-6020

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: (313) 522-4700 TWX: 810-242-8775

Pioneer/Michigan 13485 Stamford Livonia, Michigan 48150 Tel: (313) 525-1800 TWX: 810-242-3271

MINNESOTA Arrow Electronics 9700 Newton Avenue South Bloomington, Minnesota 55431 Tel: (612) 888-5522

Hall-Mark Electronics 9201 Penn Avenue South Suite 10 Bloomington, Minnesota 55431 Tel: (612) 884-9056 TWX: 910-576-3187

Hamilton/Avnet Electronics 7449 Cahill Rd. Edina, Minnesota 55435 Tel: (612) 941-3801

MISSOURI Hall-Mark Electronics 13789 Rider Trail Earth City, Missouri 63045 Tel: (314) 291-5350 TWX: 910-760-0671

Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood, Missouri 63042 Tel: (314) 731-1144 TELEX: 44-23-48

NEW JERSEY Arrow Electronics Pleasant Valley Road Moorestown, New Jersey 08057 Tel: (609) 235-1900

Arrow Electronics 285 Midland Ave. Saddle Brook, New Jersey Tel: (201) 797-5800 TWX: 710-988-2206

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: (201) 575-3390 Hamilton/Avnet Electronics

1 Keystone Avenue Cherry Hill, New Jersey 08003 Tel: (609) 424-0100 Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: (201) 227-7880 TWX: 710-480-4733 Wilshire Electronics 1111 Paulison Avenue Clifton, New Jersey 07015 Tel: (201) 340-1900 TWX: 710-989-7052

NEW MEXICO Bell Industries 11728 Linn N.E. Albuquerque, New Mexico 87123 Tel: (505) 292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2450 Baylor Drive S.E. Albuquerque, New Mexico 87119 Tel: (505) 765-1500

Electronic Devices Co., Inc. 3301 Juan Tabo N.E. Albuquerque, New Mexico 87111 Tel: (505) 293-1935

NEW YORK Arrow Electronics 900 Broad Hollow Road Farmingdale, New York 11735 Tel: (516) 694-6800 TWX: 510-224-6155

Hamilton/Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel: (716) 442-7820

Hamilton/Avnet Electronics 5 Hub Drive Melville, New York 11746 Tel: (516) 454-6000 TWX: 510-224-6166

Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse, New York 13057 Tel: (315) 437-2642 TWX: 710-541-0959

Summit Distributors, Inc. 916 Main Street Buffalo, NY 14202 Tel: (716) 884-3450 TWX: 710-522-1692

Wilshire Electronics 110 Parkway South Hauppauge Long Island, NY 11787 Tel: (516) 543-5599

Wilshire Electronics 1260 Scottsville Road Rochester, New York 14623 Tel: (716) 235-7620 TWX: 510-253-5226

Wilshire Electronics 10 Hooper Road Endwell, New York 13760 Tel: (607) 754-1570 TWX: 510-252-0194

Schweber Electronics Jericho Tumpike Westbury, New York 11590 Tel: (516) 334-7474 TWX: 510-222-9470 510-222-3660

NORTH CAROLINA Arrow Electronics 1377-G South Park Drive Kernersville, North Carolina 27284 Tel: (919) 996-2039

Hall-Mark Electronics 1208 Front Street, Building K Raleigh, North Carolina 27609 Tel: (919) 832-4465 TWX: 510-928-1831

Hamilton/Avnet Electronics 2803 Industrial Drive Raleigh, North Carolina 27609 Tel: (919) 829-8030

OHIO Arrow Electronics 6238 Cochran Solon, Ohio 44139 Tel: (216) 248-3990

Arrow Electronics 3100 Plainfield Road Kettering, Ohio 45432 Tel: (513) 253-9176 TWX: 810-459-1611

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: (513) 433-0610 TWX: 810-450-2531

Hamilton/Avnet 761 Beta Drive, Suite E Cleveland, Ohio 44143 Tel: (216) 461-1400

Arrow Electronics 10 Knollcrest Drive Reading, Ohio 45237 Tel: (513) 761-5432 TWX: 810-461-2670

Pioneer/Cleveland 4800 E. 131st Street Cleveland, Ohio 44105 Tel: (216) 587-3600 TWX: 810-422-2211

OKLAHOMA Hall-Mark Electronics 5460 S. 103rd E. Avenue Tulsa, Oklahoma 74145 Tel: (918) 835-8458 TWX: 910-845-2290 PENNSYLVANIA Hall-Mark Electronics 458 Pike Road Pike Industrial Park Huntingdon Valley. Pennsylvania 19006 Tel: (215) 355-7300 TWX: 510-667-1750

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: (215) 441-0600

Pioneer/Pittsburgh 560 Alpha Drive Pittsburgh, Pennsylvania 15238 Tel: (412) 782-2300 TWX: 710-795-3122

TEXAS
Hall-Mark Electronics
P.O. Box 22035
11333 Page Mill Road
Dallas, Texas 75222
Tel: (214) 234-7300
TWX: 910-867-4721

Hall-Mark Electronics 8000 Westglen Houston, Texas 77063 Tel: (713) 781-6100 TWX: 910-881-2711

Hall-Mark Electronics 10109 McKalla Drive Suite F Austin, Texas 78758 Tel: (512) 837-2814 TWX: 910-874-2010

Hamilton/Avnet Electronics 4445 Sigma Road Dallas, Texas 75240 Tel: (214) 661-8661 TELEX: 73-05-11

Hamilton/Avnet Electronics 3939 Ann Arbor Street P.O. Box 42802 Houston, Texas 77042 Tel: (713) 780-1771

Hamilton/Avnet Electronics 10508A Boyer Blvd. Austin, Texas 78757 Tel: (512) 837-8911

Schweber Electronics 14177 Proton Road Dallas, Texas 75240 Tel: (214) 661-5010 TWX: 910-860-5493

Schweber Electronics 7420 Harwin Drive Houston, Texas 77036 Tel: (713) 784-3600

UTAH
Bell Industries
3639 W. 2150 South
Salt Lake City, Utah 84120
Tel: (801) 972-6969
TWX: 910-925-5686

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 84119 Tel: (801) 972-2800 TWX: 910-925-4018

WASHINGTON Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98005 Tel: (206) 746-8750 TWX: 910-443-2449

Liberty Electronics 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: (206) 453-8300 TWX: 910-443-2526

WISCONSIN Arrow Electronics 434 W. Rawson Avenue Oak Creek, Wisconsin 53154 Tel: (414) 764-6600 TWX: 910-262-1193

Hall Mark Electronics 9657 S. 20th Street Oak Creek, Wisconsin 53154 Tel: (414) 761-3000

Hamilton/Avnet Electronics 2975 Moorland Road New Berlin, Wisconsin 53151 Tel: (414) 784-4510



ADVANCED
MICRO
DEVICES, INC.
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400
TWX: 910-339-9280
TELEX: 34-6306
TOLL FREE
(800) 538-8450

ההההההההההההההההההההה